English
Language : 

MB15U36 Datasheet, PDF (13/23 Pages) Fujitsu Component Limited. – Dual PLL Frequency Synthesizer with On-Chip Prescaler
Dual PLL Frequency Synthesizer with On-Chip Prescaler
Functional Descriptions
The VCO output frequency can be calculated using the following equation:
fVCO = {(M x N) + A} x fOSC ÷ R (A < N)
fVCO: Output frequency of external voltage controlled oscillator (VCO)
M: Preset divide ratio of dual modulus prescaler (64 or 128 for RF1-PLL or RF2-PLL2)
N: Preset divide ratio of binary 11-bit programmable counter (3 to 2,047)
A: Preset divide ratio of binary 7-bit swallow counter (0 ≤ A ≤ 127)
fOSC: Reference oscillation frequency
R: Preset divide ratio of binary 14-bit programmable reference counter (3 to 32,767)
Serial Data Input
Serial data is entered using the Data, Clock, and LE pins. The serial data controls the programmable reference counters and the programmable
counters separately.
Binary serial data is entered through the Data pin when the LE pin is held low. One bit of data is shifted into the shift register on the rising
edge of the Clock. When the LE signal pin is taken high, entered data is latched into the appropriate counters according to the control bit
settings as follows:
Table 1. Control Bits
Control Bits
CN1
CN2
L
L
L
H
H
L
H
H
Destination of Serial Data
The programmable reference counter for the RF2-PLL
The programmable reference counter for the RF1-PLL
The programmable counter and the swallow counter for the RF2-PLL
The programmable counter and the swallow counter for the RF1-PLL
Shift Register Configuration
Programmable Reference Counter
LSB
Data Flow
MSB
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
CC RR R R R R R R R R R R R R R FC ZL F
N N 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 C M C D D
12
C
SS
CNT1, 2
Control bits
R1 to R15
Divide ratio setting bits for the programmable reference counter (3 to 32,767)
FC
Phase control bit for the phase detector
CMC
Charge pump current select bit
ZC
Forced high impedance control for the charge pump
LDS/FDS
LD/fOUT signal select bits
Note: Input Data with MSB first.
[Table 1]
[Table 2]
[Table 3]
[Table 4]
[Table 5]
[Table 6]
14 Fujitsu Microelectronics, Inc.