English
Language : 

K60P100M100SF2 Datasheet, PDF (68/73 Pages) Freescale Semiconductor, Inc – Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
Pinout
100 Pin Name Default
ALT0
ALT1
ALT2
ALT3
ALT4
ALT5
ALT6
ALT7
LQF
P
48 VDD
VDD
VDD
49 VSS
VSS
VSS
50 PTA18
EXTAL
EXTAL
PTA18
FTM0_FLT2 FTM_CLKIN
0
51 PTA19
XTAL
XTAL
PTA19
FTM1_FLT0 FTM_CLKIN
1
LPT0_ALT1
52 RESET_b RESET_b RESET_b
53 PTB0
/ADC0_SE8/ /ADC0_SE8/ PTB0
ADC1_SE8/ ADC1_SE8/
TSI0_CH0 TSI0_CH0
I2C0_SCL FTM1_CH0 RMII0_MDIO
/MII0_MDIO
FTM1_QD_P
HA
54 PTB1
/ADC0_SE9/ /ADC0_SE9/ PTB1
ADC1_SE9/ ADC1_SE9/
TSI0_CH6 TSI0_CH6
I2C0_SDA FTM1_CH1 RMII0_MDC/
MII0_MDC
FTM1_QD_P
HB
55 PTB2
/
/
PTB2
ADC0_SE12/ ADC0_SE12/
TSI0_CH7 TSI0_CH7
I2C0_SCL UART0_RTS ENET0_158
_b
8_TMR0
FTM0_FLT3
56 PTB3
/
/
PTB3
ADC0_SE13/ ADC0_SE13/
TSI0_CH8 TSI0_CH8
I2C0_SDA UART0_CTS ENET0_158
_b
8_TMR1
FTM0_FLT0
57 PTB9
PTB9
SPI1_PCS1 UART3_CTS
_b
FB_AD20
58 PTB10
/ADC1_SE14 /ADC1_SE14 PTB10
SPI1_PCS0 UART3_RX
FB_AD19 FTM0_FLT1
59 PTB11
/ADC1_SE15 /ADC1_SE15 PTB11
SPI1_SCK UART3_TX
FB_AD18 FTM0_FLT2
60 VSS
VSS
VSS
61 VDD
VDD
VDD
62 PTB16
/TSI0_CH9 /TSI0_CH9 PTB16
SPI1_SOUT UART0_RX
FB_AD17 EWM_IN
63 PTB17
/TSI0_CH10 /TSI0_CH10 PTB17
SPI1_SIN UART0_TX
FB_AD16
EWM_OUT_
b
64 PTB18
/TSI0_CH11 /TSI0_CH11 PTB18
CAN0_TX
FTM2_CH0 I2S0_TX_BC FB_AD15
LK
FTM2_QD_P
HA
65 PTB19
/TSI0_CH12 /TSI0_CH12 PTB19
CAN0_RX FTM2_CH1 I2S0_TX_FS FB_OE_b FTM2_QD_P
HB
66 PTB20
PTB20
SPI2_PCS0
FB_AD31 CMP0_OUT
67 PTB21
PTB21
SPI2_SCK
FB_AD30 CMP1_OUT
68 PTB22
PTB22
SPI2_SOUT
FB_AD29 CMP2_OUT
69 PTB23
PTB23
SPI2_SIN SPI0_PCS5
FB_AD28
70 PTC0
/
/
PTC0
ADC0_SE14/ ADC0_SE14/
TSI0_CH13 TSI0_CH13
SPI0_PCS4 PDB0_EXTR I2S0_TXD FB_AD14
G
71 PTC1
/
/
PTC1
ADC0_SE15/ ADC0_SE15/
TSI0_CH14 TSI0_CH14
SPI0_PCS3 UART1_RTS FTM0_CH0 FB_AD13
_b
72 PTC2
/
/
PTC2
ADC0_SE4b/ ADC0_SE4b/
CMP1_IN0/ CMP1_IN0/
TSI0_CH15 TSI0_CH15
SPI0_PCS2 UART1_CTS FTM0_CH1 FB_AD12
_b
EzPort
K60 Sub-Family Data Sheet Data Sheet, Rev. 4, 3/2011.
68
Preliminary
Freescale Semiconductor, Inc.