MC9S12DT128_1002 Datasheet, PDF (61/140 Pages) Freescale Semiconductor, Inc – Device User Guide

Device User Guide — 9S12DT128DGV2/D V02.17
Table 2-1 Signal Properties
Pin Name Pin Name Pin Name Pin Name Pin Name Powered
Function 1 Function 2 Function 3 Function 4 Function 5 by
Internal Pull
Resistor
CTRL
Reset
State
Description
EXTAL
—
—
—
—
VDDPLL NA
NA
Oscillator Pins
XTAL
—
—
—
—
VDDPLL NA
NA
RESET
—
—
—
—
VDDR None None External Reset
TEST
—
—
—
—
N.A.
None None Test Input
VREGEN
—
—
—
—
VDDX
NA
NA
Voltage Regulator
Enable Input
XFC
—
—
—
—
VDDPLL NA
NA PLL Loop Filter
BKGD
TAGHI
MODC
—
—
VDDR
Always
Up
Up
Background Debug,
Tag High, Mode Input
PAD[15]
AN1[7]
ETRIG1
—
Port AD Input,
—
VDDA
None
None
Analog Inputs,
External Trigger
Input (ATD1)
Port AD Input,
PAD[14:8] AN1[6:0]
—
—
—
VDDA None None Analog Inputs
(ATD1)
PAD[7]
AN0[7]
ETRIG0
—
Port AD Input, Analog
—
VDDA None None Inputs, External
Trigger Input (ATD0)
PAD[6:0] AN0[6:0]
—
—
—
VDDA
None
None
Port AD Input, Analog
Inputs (ATD0)
PA[7:0]
ADDR[15:8]/
DATA[15:8]
—
—
—
VDDR
PUCR/
PUPAE
Port A I/O,
Disabled Multiplexed
Address/Data
PB[7:0]
ADDR[7:0]/
DATA[7:0]
—
—
—
VDDR
PUCR/
PUPBE
Disabled
Port B I/O,
Multiplexed
Address/Data
PE7
NOACC
XCLKS
—
Mode
—
VDDR
PUCR/ _depen- Port E I/O, Access,
PUPEE _dant1 Clock Select
PE6
IPIPE1
MODB
—
PE5
IPIPE0
MODA
—
—
VDDR
Port E I/O, Pipe
While RESET pin _{Status, Mode Input}
low:
—
VDDR
Down
Port E I/O, Pipe
Status, Mode Input
PE4
ECLK
—
—
PE3
LSTRB
TAGLO
—
PE2
R/W
—
—
—
VDDR
Port E I/O, Bus Clock
Output
Mode
—
VDDR
depen- ^{Port E I/O, Byte}
dant^{1 Strobe, Tag Low}
—
VDDR
PUCR/
PUPEE
Port E I/O, R/W in
expanded modes
PE1
IRQ
—
—
—
VDDR
PE0
XIRQ
—
—
—
VDDR
Port E Input,
Maskable Interrupt
Up
Port E Input, Non
Maskable Interrupt
PH7
KWH7
---
—
—
VDDR
PERH/
PPSH
Disabled Port H I/O, Interrupt
Freescale Semiconductor
61