English
Language : 

MSC8154E Datasheet, PDF (46/68 Pages) Freescale Semiconductor, Inc – Quad-Core Digital Signal Processor with Security
Electrical Characteristics
2.6.3 TDM Timing
Table 31 provides the input and output AC timing specifications for the TDM interface.
Table 31. TDM AC Timing Specifications for 62.5 MHz1
Parameter
Symbol2
Min
Max
Unit
TDMxRCK/TDMxTCK
tDM
16.0
—
ns
TDMxRCK/TDMxTCK high pulse width
tDM_HIGH
7.0
—
ns
TDMxRCK/TDMxTCK low pulse width
tDM_LOW
7.0
—
ns
TDM all input setup time
tDMIVKH
3.6
—
ns
TDMxRD hold time
tDMRDIXKH
1.9
—
ns
TDMxTFS/TDMxRFS input hold time
tDMFSIXKH
1.9
—
ns
TDMxTCK High to TDMxTD output active
tDM_OUTAC
2.5
—
ns
TDMxTCK High to TDMxTD output valid
tDMTKHOV
—
9.8
ns
TDMxTD hold time
tDMTKHOX
2.5
—
ns
TDMxTCK High to TDMxTD output high impedance
tDM_OUTHI
—
9.8
ns
TDMxTFS/TDMxRFS output valid
tDMFSKHOV
—
9.25
ns
TDMxTFS/TDMxRFS output hold time
tDMFSKHOX
2.0
—
ns
Notes: 1. The symbols used for timing specifications follow the pattern t(first two letters of functional block)(signal)(state)(reference)(state) for inputs
and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tHIKHOX symbolizes the output internal
timing (HI) for the time tserial memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
2. Output values are based on 30 pF capacitive load.
3. Inputs are referenced to the sampling that the TDM is programmed to use. Outputs are referenced to the programming edge
they are programmed to use. Use of the rising edge or falling edge as a reference is programmable. TDMxTCK and TDMxRCK are
shown using the rising edge.
4. All values are based on a maximum TDM interface frequency of 62.5 MHz.
Figure 20 shows the TDM receive signal timing.
TDMxRCK
tDMIVKH
TDMxRD
tDMIVKH
TDMxRFS
TDMxRFS (output)
tDM
tDM_HIGH
tDM_LOW
tDMRDIXKH
tDMFSIXKH
tDMFSKHOV
Figure 20. TDM Receive Signals
tDMFSKHOX
MSC8154E Quad-Core Digital Signal Processor with Security Data Sheet, Rev. 0
46
Freescale Semiconductor