English
Language : 

MC68332ACEH20 Datasheet, PDF (37/88 Pages) Freescale Semiconductor, Inc – 32-Bit Modular Microcontroller
Freescale Semiconductor, Inc.
PEPAR — Port E Pin Assignment Register
$YFFA17
15
RESET:
NOT USED
8
7
6
5
4
3
2
1
0
PEPA7 PEPA6 PEPA5 PEPA4 PEPA3 PEPA2 PEPA1 PEPA0
DATA8 DATA8 DATA8 DATA8 DATA8 DATA8 DATA8 DATA8
The bits in this register control the function of each port E pin. Any bit set to one configures the corre-
sponding pin as a bus control signal, with the function shown in the following table. Any bit cleared to
zero defines the corresponding pin to be an I/O pin, controlled by PORTE and DDRE.
Data bus bit 8 controls the state of this register following reset. If DATA8 is set to one during reset, the
register is set to $FF, which defines all port E pins as bus control signals. If DATA8 is cleared to zero
during reset, this register is set to $00, configuring all port E pins as I/O pins.
Any bit cleared to zero defines the corresponding pin to be an I/O pin. Any bit set to one defines the
corresponding pin to be a bus control signal.
PEPAR Bit
PEPA7
PEPA6
PEPA5
PEPA4
PEPA3
PEPA2
PEPA1
PEPA0
Table 16 Port E Pin Assignments
Port E Signal
PE7
PE6
PE5
PE4
PE3
PE2
PE1
PE0
Bus Control Signal
SIZ1
SIZ0
AS
DS
RMC
AVEC
DSACK1
DSACK0
PORTF0, PORTF1 — Port F Data Register
$YFFA19, $YFFA1B
15
RESET:
NOT USED
8
7
6
5
4
3
2
1
0
PF7 PF6 PF5 PF4 PF3 PF2 PF1 PF0
U
U
U
U
U
U
U
U
The write to the port F data register is stored in the internal data latch, and if any port F pin is configured
as an output, the value stored for that bit is driven onto the pin. A read of the port F data register returns
the value at the pin only if the pin is configured as a discrete input. Otherwise, the value read is the value
stored in the register.
The port F data register is a single register that can be accessed in two locations. When accessed at
$YFFA19, the register is referred to as PORTF0; when accessed at $YFFA1B, the register is referred
to as PORTF1. The register can be read or written at any time. It is unaffected by reset.
DDRF — Port F Data Direction Register
$YFFA1D
15
RESET:
NOT USED
8
7
6
5
4
3
2
1
0
DDF7 DDF6 DDF5 DDF4 DDF3 DDF2 DDF1 DDF0
0
0
0
0
0
0
0
0
The bits in this register control the direction of the pin drivers when the pins are configured for I/O. Any
bit in this register set to one configures the corresponding pin as an output. Any bit in this register
cleared to zero configures the corresponding pin as an input.
MC68332
MC68332TS/D
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA
37