XRT73R12_07 Datasheet, PDF (85/89 Pages) Exar Corporation – TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT

XRT73R12
REV. 1.0.2
TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
TABLE 44: XRT73R12 REGISTER MAP SHOWING ERROR COUNTER HOLDING REGISTERS (EH_N) (N = [0:11])
ADDRESS
LOCATION
0
1
2
3
4
5
6 7 89 A
B
C DE F
0xE- ^CIE CIS
0xF-
TABLE 45: ERROR COUNTER HOLDING REGISTER - CHANNEL N ADDRESS LOCATION = 0XMC (M= 0-5 & 8-D)
BIT 7
Msb
R/W
BIT 6
R/W
BIT 5
R/W
BIT 4
R/W
BIT 3
R/W
BIT 2
R/W
BIT 1
R/W
BIT 0
Ls bit
R/W
Each channel contains a dedicated 16 bit PRBS error counter. When enabled this counter will accumulate
PRBS errors (as well as excess zeros and LCVs). The LS byte will "carry" a one over to the MS byte each time
it rolls over from 255 to zero until the MS byte also reaches 255. When both counters reach 255, no further
errors will be accumulated and "all ones" will signify an overflow condition.
The counter can be read while in the active count mode. Either register may be read "on the fly" and the other
byte will be simultaneously transferred into the channel’s Error Holding register. The holding register may then
be read to supply the Host with a correct 16 bit count (as of the instant of reading). With this mechanism, the
Host could rapidly cycle thru reading all twelve counters in order (storing the read byte in scratch RAM) and
then come back and read the second byte from each holding register to form the 16 bit accumulation in the
Host system.
82