English
Language : 

XRS10L120 Datasheet, PDF (38/52 Pages) Exar Corporation – SERIAL ATA II: 1:2 PORT MULTIPLIER
XRS10L120
SERIAL ATA II: 1:2 PORT MULTIPLIER
PRELIMINARY
REV. P1.0.1
ADDRESS
HEX
1.0082
2.0082
1.0083
2.0083
TABLE 13: BLOCK CONTROL SIGNALS (MDIO DEVICES 1 AND 2)
BIT(S)
NAME
RW RESET VALUE
DESCRIPTION
7:4
Reserved
RO
3:2
SIselLpbk[1:0]
RW
SO01selLpbk[1:0]
1:0
SIparLpbk[1:0]
RW
SO01parLpbk[1:0]
7:6
SISendBeacon[1:0]
RW
SO01SendBeacon[1:0]
5:4
SItxsigsel1[1:0]
RW
SO01txsigsel1[1:0]
3:2
SItxsigsel0[1:0]
RW
SO01txsigsel0[1:0]
1:0
SIsysClkEn[1:0]
RW
SO01sysClkEn[1:0]
-
Reserved
00
Serial Loopback Control
1 = Enable Serial Loopback
0 = Normal operation
00
Parallel Loopback Control
1 = Enable Parallel Loopback
0 = Normal operation
00
Causes beacon signal to be sent on link
00
Transmitter 1 source selection
00 = transmit data
01 = transmit internally generated beacon
10 = transmit externally generated beacon
11 = transmit idle/COM*
00
Transmitter 0 source selection
00 = transmit data
01 = transmit internally generated beacon
10 = transmit externally generated beacon
11 = transmit idle/COM*
00
Source of txPClk[1:0] SItxsigsel0[1:0]
SO01txsigsel0[1:0]
1.0084
2.0084
1.0085
2.0085
1.0086
2.0086
7:2
Reserved
RO
1:0
SIrcvDet[1:0]
RW/SC
SO01rcvDet[1:0]
7:2
Reserved
RO
1:0
SIDIV2CLK[1:0]
RW
SO01DIV2CLK[1:0]
7:6
Reserved
RO
5:4
SIforceidle[1:0]
RW
SO01forceidle[1:0]
3:2
SIcomtype[1:0]
RW
SO01comtype[1:0]
1:0
SIcomstart[1:0]
RW/SC
SO01comstart[1:0]
-
Reserved
00
Starts receiver detect cycle. Self clearing
-
Reserved
00
Divide reference clock by 2 for correspond-
ing lane
-
Reserved
00
Generate forceidle signal to lane
00
Type of COM sequence to generate when
Comstart is asserted
1 = generate WAKE
0 = generate INIT
00
Comstart signal. Self clearing
36