XR17C152 Datasheet, PDF (33/62 Pages) Exar Corporation – 5V PCI BUS DUAL UART

áç
REV. 1.2.0
XR17C152
5V PCI BUS DUAL UART
TABLE 12: UART CHANNEL CONFIGURATION REGISTERS DESCRIPTION. SHADED BITS ARE ENABLED BY EFR BIT-4.
ADDRESS
A3-A0
REG
NAME
READ/
WRITE
BIT-7
BIT-6
BIT-5
BIT-4
BIT-3
BIT-2
BIT-1
BIT-0 COMMENT
0 0 0 0 RHR
R
Bit-7
Bit-6
Bit-5
Bit-4
Bit-3
Bit-2
Bit-1
Bit-0 LCR[7]=0
0 0 0 0 THR
W
Bit-7
Bit-6
Bit-5
Bit-4
Bit-3
Bit-2
Bit-1
Bit-0 LCR[7]=0
0000
DLL
R/W
Bit-7
Bit-6
Bit-5
Bit-4
Bit-3
Bit-2
Bit-1
Bit-0 LCR[7]=1
0 0 0 1 DLM R/W
Bit-7
Bit-6
Bit-5
Bit-4
Bit-3
Bit-2
Bit-1
Bit-0 LCR[7]=1
0001
IER
R/W
0/
0/
0/
CTS/
DSR# Int.
Enable
RTS/
DTR# Int.
Enable
Xon/Xoff/
Sp. Char.
Int.
Enable
0
Modem RX Line TX Empty RX Data
Status Int. Status Int. Int.
Int.
Enable Enable Enable Enable
0010
ISR
R
FIFOs FIFOs
0/
0/
INT
INT
INT
INT
Enable
Enable
Delta-
Xoff/spe-
Flow Cntl cial char
Source
Bit-3
Source
Bit-2
Source
Bit-1
Source
Bit-0
0 0 1 0 FCR
W RX FIFO RX FIFO
0/
0/
DMA TX FIFO RX FIFO FIFOs
Trigger Trigger
TX FIFO TX FIFO
Mode
Reset
Reset Enable
Trigger Trigger
0011
LCR
R/W Divisor Set TX Set Parity Even Par- Parity Stop Bits Word
Word
Enable Break
ity
Enable
Length Length
Bit-1
Bit-0
0100
MCR
R/W
0/
0/
0/
BRG
IR
XonAny
Prescaler _Enable
Internal
Lopback
Enable
(OP2)¹
(OP1)¹
RTS/DTR
Flow Sel
RTS# Pin
Control
DTR# Pin
Control
0101
LSR
R/W
RX FIFO
ERROR
TSR
Empty
THR RX Break RX Fram- RX Parity RX Over- RX Data
Empty
ing Error Error
run
Ready
0 1 1 0 MSR
R
CD
RI
DSR
CTS
Delta
Delta
Delta
Delta
CD#
RI#
DSR# CTS#
MSR
W
RS485 RS485 RS485 RS485 Reserved Reserved Reserved Reserved
DLY-3
DLY-2
DLY-1
DLY-0
0 1 1 1 SPR R/W
Bit-7
Bit-6
Bit-5
Bit-4
Bit-3
Bit-2
Bit-1
Bit-0 User Data
1 0 0 0 FCTR R/W
TRG
Table
Bit-1
TRG
Table
Bit-0
Auto
RS485
Enable
Invert IR RTS/DTR RTS/DTR RTS/DTR RTS/DTR
RX Input Hyst Bit-3 Hyst Bit-2 Hyst Bit-1 Hyst Bit-0
1001
EFR
R/W
Auto
Auto Special Enable Software Software Software Software
CTS/DSR RTS/DTR Char
Enable Enable Select
IER [7:5], ^{Flow Cntl Flow Cntl Flow Cntl Flow Cntl}
ISR [5:4], Bit-3
Bit-2
Bit-1
Bit-0
FCR[5:4],
MCR[7:5,2]
MSR[7:4]
1 0 1 0 TXCNT R
Bit-7
Bit-6
Bit-5
Bit-4
Bit-3
Bit-2
Bit-1
Bit-0
1 0 1 0 TXTRG W
Bit-7
Bit-6
Bit-5
Bit-4
Bit-3
Bit-2
Bit-1
Bit-0
1 0 1 1 RXCNT R
Bit-7
Bit-6
Bit-5
Bit-4
Bit-3
Bit-2
Bit-1
Bit-0
1 0 1 1 RXTRG W
Bit-7
Bit-6
Bit-5
Bit-4
Bit-3
Bit-2
Bit-1
Bit-0
33