English
Language : 

XR17C152 Datasheet, PDF (3/62 Pages) Exar Corporation – 5V PCI BUS DUAL UART
áç
REV. 1.2.0
XR17C152
5V PCI BUS DUAL UART
PIN DESCRIPTIONS
Pin Description
NAME
PIN #
TYPE
DESCRIPTION
PCI LOCAL BUS INTERFACE
RST#
86
CLK
87
I Bus reset input (active low). It resets the PCI local bus configuration space
registers, device configuration registers and UART channel registers to the
default condition, see Table 19 on page 48.
I Bus clock input of up to 33MHz at 5V.
AD31-AD24,
AD23-AD16,
AD15-AD8,
AD7-AD0
90-97,
2-9,
24-31,
35-42
I/O Address data lines [31:0] (bidirectional).
FRAME#
13
I
C/BE3#-C/BE0# 98, 12,
I
21, 34
IRDY#
14
I
TRDY#
STOP#
IDSEL
DEVSEL#
INTA#
PAR
PERR#
15
O
17
O
99
I
16
O
85
OD
20
I/O
18
O
SERR#
19
OD
MODEM OR SERIAL I/O INTERFACE
TX0
73
O
RX0
66
I
RTS0#
CTS0#
DTR0#
DSR0#
CD0#
71
O
67
I
72
O
68
I
69
I
Bus transaction cycle frame (active low). It indicates the beginning and dura-
tion of an access.
Bus Command/Byte Enable [3:0] (active low). This line is multiplexed for bus
Command during the address phase and Byte Enables during the data
phase.
Initiator Ready (active low). During a write, it indicates that valid data is
present on data bus. During a read, it indicates the master is ready to accept
data.
Target Ready (active low).
Target request to stop current transaction (active low).
Initialization device select (active high).
Device select to the XR17C152 (active low).
Device interrupt from XR17C152 (open drain, active low).
Parity is even across AD[31:0] and C/BE[3:0]# (bidirectional, active high).
Data Parity error indicator, except for Special Cycle transactions (active low).
Optional in bus target application.
System error indicator, Address parity or Data parity during Special Cycle
transactions (open drain, active low). Optional in bus target application.
UART channel 0 Transmit Data or infrared transmit data. Normal TXD output
idles HIGH while infrared TXD output idles LOW.
UART channel 0 Receive Data or infrared receive data. Normal RXD input
idles HIGH while infrared RXD input idles LOW. In the infrared mode, the
polarity of the incoming RXD signal can be selected via FCTR bit-4. If this bit
is a logic 0, a LOW on the RXD input is considered a mark and if this bit is a
logic 1, a HIGH on the RXD input is considered a space.
UART channel 0 Request to Send or general purpose output (active low). If
this output is not used, leave it unconnected.
UART channel 0 Clear to Send or general purpose input (active low). This
input should be connected to VCC when not used.
UART channel 0 Data Terminal Ready or general purpose output (active low).
If this output is not used, leave it unconnected.
UART channel 0 Data Set Ready or general purpose input (active low). This
input should be connected to VCC when not used.
UART channel 0 Carrier Detect or general purpose input (active low). This
input should be connected to VCC when not used.
3