English
Language : 

XR16L788IQ-F Datasheet, PDF (20/54 Pages) Exar Corporation – HIGH PERFORMANCE 2.97V TO 5.5V OCTAL UART
XR16L788
HIGH PERFORMANCE 2.97V TO 5.5V OCTAL UART
REV. 1.2.3
3.0 XR16L788 REGISTERS
The XR16L788 octal UART register set consists of the Device Configuration Registers that are accessible
directly from the data bus for programming general operating conditions of the UARTs and monitoring the
status of various functions. These functions include all 8 channel UART’s interrupt control and status, 16-bit
general purpose timer control and status, sleep mode, soft-reset, and device identification and revision. Also,
each UART channel has its own set of internal UART Configuration Registers for its own operation control,
status reporting and data transfer. These registers are mapped into a 256-byte of the data memory address
space. The following paragraphs describe all the registers in detail.
FIGURE 13. THE XR16L788 REGISTERS
8-bit Data
Bus
Interface
Channel 0
Channel 1
Channel 2
Channel 3
Channel 4
Channel 5
Channel 6
Channel 7
INT0, INT1, INT2,
INT3, TIMER,
SLEEP, RESET
0x00-0F
0x10-1F
0x20-2F
0x30-3F
0x40-4F
0x50-5F
0x60-6F
0x70-7F
0x80-8F
UART[7:0] Configuration
Registers
16550 Compatible and EXAR
Enhanced Registers
Device Configuration Registers
8 channel Interrupts,
16-bit Timer/Counter,
Sleep, Reset, DVID, DREV
758REGS-1
3.1 DEVICE CONFIGURATION REGISTER SET
The device configuration registers are directly accessible from the bus. This provides easy programming of
general operating parameters to the 788 UART and for monitoring the status of various functions. The device
configuration registers are mapped onto address 0x80-8F as shown on the register map in Table 8 and
Figure 13. These registers provide global controls and status of all 8 channel UARTs that include interrupt
status, 16-bit general purpose timer control and status, 8X or 16X sampling clock, sleep mode control, soft-
reset control, simultaneous UART initialization, and device identification and revision.
TABLE 7: XR16L788 REGISTER SETS
ADDRESS [A7:A0]
0x00 - 0x0F
0x10 - 0x1F
0x20 - 0x2F
0x30 - 0x3F
0x40 - 0x4F
0x50 - 0x5F
0x60 - 0x6F
0x70 - 0x7F
0x80 - 0x8F
UART CHANNEL SPACE
UART channel 0 Registers
UART channel 1 Registers
UART channel 2 Registers
UART channel 3 Registers
UART channel 4 Registers
UART channel 5 Registers
UART channel 6 Registers
UART channel 7 Registers
Device Configuration Registers
REFERENCE
(Table 11 & 12)
(Table 11 & 12)
(Table 11 & 12)
(Table 11 & 12)
(Table 11 & 12)
(Table 11 & 12)
(Table 11 & 12)
(Table 11 & 12)
(Table 8)
COMMENT
First 8 registers are 16550 compatible
Interrupt registers and global controls
20