ZADCS146_11 Datasheet, PDF (18/26 Pages) List of Unclassifed Manufacturers – 12-Bit, 200ksps, ADC Family

ZADCS146/147
12-Bit, 200ksps, ADC Family
nCS
t _ACQ
SCLK
1
8
1
8
1
8
DIN
S A2 A1 A0 UNI/ SGL/ PD1 PD0
BIP DIF
(Start)
Idle
Acquire
Conversion
Idle
SSTRB
DOUT
B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 Zero filled
(MSB)
(LSB)
Figure 9: 24-Clock External Clock Mode Timing (f_SCLK ≤ 3.2MHz)
nCS
SCLK
1
8
1
8
1
8
DIN
S A2 A1 A0 UNI/ SGL/ PD1 PD0
BIP DIF
(Start)
Idle
Acquire
Conversion
S A2 A1 A0 UNI/ SGL/ PD1 PD0
BIP DIF
Result Output
Acquire
SSTRB
DOUT
t _CONV
B11 B10 B9 B8 B8 B6 B5 B4
(MSB)
Figure 10: Internal Clock Mode Timing with interleaved Control Byte transmission
B3 B2 B1 B0 Zero filled
(LSB)
BIT
Name Description
7
(MSB)
START
The Start Bit is defined by the first logic ‘1’ after nCS goes low.
6
A2
Channel Select Bits. Along with SGL/DIF these bits control the setting of the input multiplexer.
5
A1
For further details on the decoding see also Table 3 and Table 4.
4
A0
3
UNI/BIP Output Code Bit. The value of the bit determines conversion mode and output code format.
‘1’
=
unipolar - straight binary coding
‘0’
=
bipolar - two’s complement coding
2
SGL/DIF Single-Ended / Differential Select Bit. Along with the Channel Select Bits A2 .. A0 this bit
controls the setting of the input multiplexer
‘1’
=
single ended - all channels CH0 … CH7 measured referenced to COM
‘0’
=
differential - the voltage between two channels is measured
1
PD1
0 (LSB) PD0
Power Down and Clock Mode Select Bits
PD1 PD0 Mode
0
0
Full Power-Down
0
1
Fast Power-Down
1
0
Internal clock mode
1
1
External clock mode
Table 5: Control Byte Format
Data Sheet
October 12, 2011
© 2011 Zentrum Mikroelektronik Dresden AG — Rev. 2.0
All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without
the prior written consent of the copyright owner. The information furnished in this publication is PRELIMINARY and subject to
changes without notice.
18 of 25