English
Language : 

SI5311 Datasheet, PDF (21/24 Pages) List of Unclassifed Manufacturers – PRECISION HIGH SPEED CLOCK MULTIPLIER/REGENERATOR IC
Pin #
12, 13
15
16, 17
19
20
Si5311
Table 13. Si5311 Pin Descriptions (Continued)
Pin Name
CLKOUT–,
CLKOUT+
I/O Signal Level
Description
O
CML
Differential Clock Output.
The clock output signal is a regenerated version of
the input clock signal present on CLKIN. It is phase
aligned with MULTOUT and is updated on the rising
edge of MULTOUT.
Notes:The CLKOUT output is not valid for MULTSEL[1:0]
= 00 or MULTSEL[1:0] = 01. The CLKOUT output
is also not valid for MULTOUT:CLKIN ratios of 1:1
(MULTOUT = 1x CLKIN).
PWRDN/CAL
I
MULTOUT–,
O
MULTOUT+
MULTSEL1,
I
MULTSEL0
NC
LVTTL
CML
LVTTL
Connection of an improperly terminated
transmission line to the CLKOUT output can
cause reflections that may adversely affect the
performance of the MULTOUT output. If the
CLKOUT output is not used, these pins should be
either tied to VDD (recommended), left
unconnected, or connected to a properly
terminated transmission line.
Power Down.
To shut down the high-speed outputs and reduce
power consumption, hold this pin high. For normal
operation, hold this pin low.
Calibration.
To initiate an internal self-calibration, force a high-
to-low transition on this pin. (See "PLL Self-Calibra-
tion‚" on page 18.)
Note: This input has a weak internal pulldown.
Differential Multiplier Output.
The multiplier output is generated from the signal
present on CLKIN. In the absence of CLKIN, the
REFCLK is used to bound the frequency of MUL-
TOUT according to Table 4 on page 8.
Note: Connection of an improperly terminated
transmission line to the MULTOUT output can
cause reflections that may adversely affect the
CLKOUT output. If the MULTOUT output is not
used, these pins should be either tied to VDD
(recommended), left unconnected, or connected
to a properly terminated transmission line.
Multiplier Rate Select.
These pins configure the onboard PLL-based clock
multiplier for clock generation at one of four user
selectable clock rates.
Note: These inputs have weak internal pulldowns.
No Connect.
This pin should be tied to ground.
Preliminary Rev. 0.6
21