 English |
|
|
|
|
|
|
|
| PE3293 Datasheet, PDF (14/18 Pages) List of Unclassifed Manufacturers – 1.8GHz/550MHz Dual Fractional-N Ultra-Low Spurious PLL for Frequency Synthesis | |||
| |||
| ◁ |
Figure 8. Application Example
PE3293
Product Specification
Note 1: For optimum fractional spur and lock-time performance C2 and C5 should be polyester (or poly propylene). In addition, the
loop filter components must be free from contamination. Contamination will result in poor spur performance. For accurate loop
bandwidth, C1 must be greater than or equal to 100 pF, and C4 must be greater than or equal to 200 pF.
Copyright ï Peregrine Semiconductor Corp. 2003
Page 14 of 18
File No. 70/0015~02C | UTSi ï CMOS RFIC SOLUTIONS
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese