English
Language : 

M13S2561616A-2S Datasheet, PDF (48/49 Pages) Elite Semiconductor Memory Technology Inc. – Double-data-rate architecture, two data transfers per clock cycle
ESMT
Revision History
Revision
1.0
Date
2015.01.12
M13S2561616A (2S)
Operation Temperature Condition -40°C~85°C
Original
Description
Elite Semiconductor Memory Technology Inc.
Publication Date : Jan. 2015
Revision : 1.0
48/49