S6E2H Datasheet, PDF (3/163 Pages) Cypress Semiconductor – 32-bit ARM ® Cortex ® -M4F FM4 Microcontroller

S6E2H Series
Contents
1. S6E2H Series Block Diagram ................................ 4
2. Product Lineup ....................................................... 5
3. Package-Dependent Features ............................... 7
4. Detailed Product Features ..................................... 8
5. Pin Assignment .................................................... 12
6. Pin Description ..................................................... 16
6.1 List of Pin Numbers ............................................. 16
7. I/O Circuit Type..................................................... 45
8. Handling Precautions .......................................... 52
8.1 Precautions for Product Design ........................... 52
8.2 Precautions for Package Mounting...................... 53
8.3 Precautions for Use Environment ........................ 55
9. Handling Devices ................................................. 56
10. Memory Size ......................................................... 58
11. Memory Map ......................................................... 59
12. Pin Status in Each CPU State.............................. 62
13. Electrical Characteristics .................................... 69
13.1 Absolute Maximum Ratings ................................. 69
13.2 Recommended Operating Conditions.................. 70
13.3 DC Characteristics............................................... 74
13.3.1 Current Rating...................................................... 74
13.3.2 Pin Characteristics ............................................... 82
13.4 AC Characteristics............................................... 84
13.4.1 Main Clock Input Characteristics .......................... 84
13.4.2 Sub Clock Input Characteristics ........................... 85
13.4.3 Built-in CR Oscillation Characteristics .................. 85
13.4.4 Operating Conditions of Main PLL (In the Case of
Using Main Clock for Input Clock of PLL)............. 86
13.4.5 Operating Conditions of Main PLL (In the Case of
Using Built-in High-speed CR Clock for Input Clock of
Main PLL)............................................................. 86
13.4.6 Reset Input Characteristics .................................. 86
13.4.7 Power-on Reset Timing ........................................ 87
13.4.8 GPIO Output Characteristics ................................ 88
13.4.9 External Bus Timing ............................................. 89
13.4.10 Base Timer Input Timing ................................. 101
13.4.11 CSIO Timing ................................................... 102
13.4.12 External Input Timing ...................................... 135
13.4.13 Quadrature Position/Revolution Counter Timing136
13.4.14 I²C Timing ....................................................... 138
13.4.15 SD Card Interface Timing................................ 141
13.4.16 ETM Timing..................................................... 144
13.4.17 JTAG Timing ................................................... 145
13.5 12-bit A/D Converter .......................................... 146
13.6 12-bit D/A Converter .......................................... 150
13.7 Low-Voltage Detection Characteristics .............. 151
13.7.1 Low-Voltage Detection Reset ............................. 151
13.7.2 Interrupt of Low-Voltage Detection ..................... 151
13.8 MainFlash Memory Write/Erase Characteristics 152
13.9 WorkFlash Memory Write/Erase Characteristics 152
13.10 Standby Recovery Time..................................... 153
13.10.1 Recovery Cause: Interrupt/WKUP .................. 153
13.10.2 Recovery Cause: Reset .................................. 155
14. Ordering Information.......................................... 157
15. Package Dimensions.......................................... 158
Worldwide Sales and Design Support....................... 163
Products ...................................................................... 163
PSoC^® Solutions ......................................................... 163
Cypress Developer Community ................................. 163
Technical Support....................................................... 163
Document Number: 001-98943 Rev *C
Page 3 of 163