English
Language : 

BCM43236BKMLG Datasheet, PDF (18/43 Pages) Cypress Semiconductor – 2.4 GHz/5 GHz IEEE802.11n MAC/PHY/Radio Chip
BCM43236/BCM43236B Preliminary Data Sheet
IEEE 802.11n PHY Description
The transmit engine is responsible for the byte flow from the TX FIFO to the PHY interface through the
encryption engine and the addition of an FCS (CRC-32) as required by IEEE 802.11-2007. Similarly, the receive
engine is responsible for byte flow from the PHY interface to the RX FIFO through the decryption engine and
for detection of errors in the RX frame.
The timing block performs the TSF, NAV, and IFS functionality as described in IEEE Std. 802.11-2007.
The Programmable State Machine (PSM) coordinates the operation of different hardware blocks required for
both transmission and reception. The PSM also maintains the statistics counters required for MIB support.
IEEE 802.11n PHY Description
The PHY features include:
• Programmable data rates from MCS 0–15 in 20 MHz and 40 MHz channels, as specified in IEEE 802.11n.
• Support for Short Guard Interval (SGI) and Space-Time Block Coding (STBC)
• All scrambling, encoding, forward error correction, and modulation in the transmit direction, and inverse
operations in the receive direction
• Advanced digital signal processing technology for best-in-class receive sensitivity
• Both mixed-mode and optional greenfield preamble of IEEE 802.11n
• Both long and optional short preambles of IEEE 802.11b
• Resistance to multipath (>250 nanoseconds RMS delay spread) with maximal ratio combining for high
throughput and range performance, including improved performance in legacy mode over existing IEEE
802.11a/b/g solutions.
• Automatic Gain Control (AGC)
• Available per-packet channel quality and signal strength measurements
The dual PHYs integrated in the BCM43236/BCM43236B chips provide baseband processing at all mandatory
data rates specified in IEEE 802.11n up to 300 Mbps, and the legacy rates specified in IEEE 802.11a/b/g
including 1, 2, 5.5, 6, 9, 11, 12, 18, 24, 36, 48, and 54 Mbps. This core acts as an intermediary between the MAC
and the dual-band 2.4/5 GHz radio, converting back and forth between packets and baseband waveforms.
BROADCOM ®
September 16, 2013 • 43236_43236B-DS103-R
Page 17