EP7312 Datasheet, PDF (28/64 Pages) Cirrus Logic – HIGH-PERFORMANCE, LOW-POWER SYSTEM ON CHIP WITH SDRAM AND ENHANCED DIGITAL AUDIO INTERFACE

EP7312
High-Performance, Low-Power System on Chip
LCD Interface
Parameter
CL[2] falling to CL[1] rising delay time
CL[1] falling to CL[2] rising delay time
CL[1] falling to FRM transition time
CL[1] falling to M transition time
CL[2] rising to DD (display data) transition time
Symbol
t_CL1d
t_CL2d
t_FRMd
t_Md
t_DDd
Min
Max
Unit
− 10
25
ns
80
3,475
ns
300
10,425
ns
− 10
20
ns
− 10
20
ns
CL[2]
CL[1]
FRM
M
DD [3:0]
t_CL1d
t_DDd
t_CL2d
t_FRMd
t_Md
Figure 13. LCD Controller Timing Measurement
28
©Copyright Cirrus Logic, Inc. 2003
(All Rights Reserved)
DS508PP5