CS2300-CP Datasheet, PDF (13/32 Pages) Cirrus Logic – Fractional-N Clock Multiplier with Internal LCO

5.2.2
CS2300-CP
CLK_IN Skipping Mode
CLK_IN skipping mode allows the PLL to maintain lock even when the CLK_IN signal has missing pulses
for up to 20 ms (t_CS) at a time (see “AC Electrical Characteristics” on page 7 for specifications). CLK_IN
skipping mode can only be used when the CLK_IN frequency is below 80 kHz. The ClkSkipEn bit enables
this function.
Regardless of the setting of the ClkSkipEn bit the PLL output will continue for 2²³ LCO cycles (518 ms to
634 ms) after CLK_IN is removed (see Figure 7). This is true as long as CLK_IN does not glitch or have
an effective change in period as the clock source is removed, otherwise the PLL will interpret this as a
change in frequency causing clock skipping and the 2²³ LCO cycle time-out to be bypassed and the PLL
to immediately unlock. If the prior conditions are met while CLK_IN is removed and 2²³ LCO cycles pass,
the PLL will unlock and the PLL_OUT state will be determined by the ClkOutUnl bit; See “PLL Clock Out-
put” on page 19. If CLK_IN is re-applied after such time, the PLL will remain unlocked for the specified
time listed in the “AC Electrical Characteristics” on page 7 after which lock will be acquired and the PLL
output will resume.
2²³ LCO cycles
2²³ LCO cycles
Lock Time
Lock Time
CLK_IN
CLK_IN
ClkSkipEn=0 or 1
ClkOutUnl=0
PLL_OUT
ClkSkipEn=0 or 1
ClkOutUnl=1
PLL_OUT
UNLOCK
UNLOCK
Figure 7. CLK_IN removed for > 2²³ LCO cycles
= invalid clocks
If CLK_IN is removed and then reapplied within 2²³ LCO cycles but later than t_CS, the ClkSkipEn bit will
have no effect and the PLL output will continue until CLK_IN is re-applied (see Figure 8). Once CLK_IN
is re-applied, the PLL will go unlocked only for the time it takes to acquire lock; the PLL_OUT state will be
determined by the ClkOutUnl bit during this time.
2²³ LCO cycles
tCS
Lock Time
2²³ LCO cycles
tCS
Lock Time
CLK_IN
CLK_IN
ClkSkipEn=0 or 1
ClkOutUnl=0
PLL_OUT
ClkSkipEn=0 or 1
ClkOutUnl=1
PLL_OUT
UNLOCK
UNLOCK
= invalid clocks
Figure 8. CLK_IN removed for < 2²³ LCO cycles but > t_CS
If CLK_IN is removed and then re-applied within t_CS, the ClkSkipEn bit determines whether PLL_OUT
continues while the PLL re-acquires lock (see Figure 9). When ClkSkipEn is disabled and CLK_IN is re-
moved the PLL output will continue until CLK_IN is re-applied at which point the PLL will go unlocked only
for the time it takes to acquire lock; the PLL_OUT state will be determined by the ClkOutUnl bit during this
DS843PP1
13