English
Language : 

CS4281 Datasheet, PDF (5/36 Pages) Cirrus Logic – CrystalClear PCI Audio interface
CS4281
CrystalClear™ PCI Audio Interface
DC CHARACTERISTICS (TA = 70° C; PCIVDD = VAUX = CVDD = CRYVDD = 3.3 V; VDD5REF = 5 V;
PCIGND = CGND = CRYGND = 0 V; all voltages with respect to 0 V unless otherwise noted)
Parameter
Symbol Min Typ Max
Unit
PCI Interface Signal Pins
High level input voltage
VIH
2
-
5.75
V
Low level input voltage
VIL
-0.5
-
0.8
V
High level output voltage
Iout = -2 mA
VOH
2.4
-
-
V
Low level output voltage
Iout = 3 mA, 6 mA (Note 9) VOL
-
-
0.55
V
High level leakage current
Vin = 2.7 V
(Note 10) IIH
-
-
70
µA
Low level leakage current
Vin = 0.5 V
IIL
-
-
-70
µA
PME# power off input leakage Vin = 5.25 V
(Note 11) IOFF
-
-
1
µA
Non-PCI Interface Signal Pins
(Note 12)
High level output voltage
Iout = -5 mA
(Note 13) Voh 0.9×Vdd
-
V
Low level output voltage
Iout = 5 mA
Vol
-
0.1×Vdd
V
High level input voltage
(Note 14) Vih 0.65×Vdd
Vdd+0.3 V
Low level input voltage
(Note 14)
Vil
-0.3
0.35×Vdd V
High level leakage current
Vin = 3.6 V
(Note 14)
Iih
-
10
µA
Low level leakage current
Vin = 0
(Note 14)
Iil
-
-10
µA
Parameter
Power Supply Pins (Outputs Unloaded)
Power Supply Current:
VDD5REF
VAUX
PCIVDD/CVDD/CRYVDD Total
Low Power Mode Supply Current
Min
Typ
Max
Unit
-
0.6
-
mA
-
TBD
20
mA
(Note 4)
-
TBD
TBD
mA
-
TBD
-
mA
Notes: 9. The following signals are tested to 6 mA: FRAME#, TRDY#, IRDY#, DEVSEL#, STOP#, PERR#, and
INTA#. All other PCI interface signals are tested to 3 mA.
10. Input leakage currents include hi-Z output leakage for all bi-directional buffers with three-state outputs.
11. Maximum allowable leakage into the PME# open-drain pin when power is removed from VAUX.
Assumes no event occurred to drive PME# (idle state).
12. For AC-Link and VOLUP/DN pins, Vdd is VAUX. For all others Vdd is the core supply.
13. For open drain pins, high level output voltage is dependent on external pull-up used and number of
attached gates.
14. All inputs that do not include internal pull-ups or pull-downs, must be externally driven for proper
operation. If an input is not driven, it should be tied to power or ground, depending on the particular
function. If an I/O pin is not driven and programmed as an input, it should be tied to power or ground
through its own resistor.
CIRRUS LOGIC PRODUCT DATA SHEET
DS308PP4
5