EPF6016ATI144-3N Datasheet, PDF (3/52 Pages) Altera Corporation – Programmable Logic Device Family

General
Description
FLEX 6000 Programmable Logic Device Family Data Sheet
The Altera^® FLEX 6000 programmable logic device (PLD) family provides
a low-cost alternative to high-volume gate array designs. FLEX 6000
devices are based on the OptiFLEX architecture, which minimizes die size
while maintaining high performance and routability. The devices have
reconfigurable SRAM elements, which give designers the flexibility to
quickly change their designs during prototyping and design testing.
Designers can also change functionality during operation via in-circuit
reconfiguration.
FLEX 6000 devices are reprogrammable, and they are 100% tested prior to
shipment. As a result, designers are not required to generate test vectors
for fault coverage purposes, allowing them to focus on simulation and
design verification. In addition, the designer does not need to manage
inventories of different gate array designs. FLEX 6000 devices are
configured on the board for the specific functionality required.
Table 3 shows FLEX 6000 performance for some common designs. All
performance values shown were obtained using Synopsys DesignWare or
LPM functions. Special design techniques are not required to implement
the applications; the designer simply infers or instantiates a function in a
Verilog HDL, VHDL, Altera Hardware Description Language (AHDL), or
schematic design file.
Table 3. FLEX 6000 Device Performance for Common Designs
Application
LEs Used
Performance
-1 Speed -2 Speed -3 Speed
Grade Grade Grade
16-bit loadable counter
16
172
153
133
16-bit accumulator
16
172
153
133
24-bit accumulator
24
136
123
108
16-to-1 multiplexer (pin-to-pin) (1)
10
16 × 16 multiplier with a 4-stage pipeline
592
12.1
13.4
16.6
84
67
58
Note:
(1) This performance value is measured as a pin-to-pin delay.
Units
MHz
MHz
MHz
ns
MHz
Altera Corporation
3