AK4544A Datasheet, PDF (8/35 Pages) Asahi Kasei Microsystems – AC97 MULTIMEDIA AUDIO CODEC WITH SRC

[ASAHI KASEI]
[AK4544A]
n Set ID for Multiple CODEC and CMOS/TTL
Before the device is power up, ID1# pin, ID0# pin and SEL_CMOS pin should be open or should be connected to
DGND.
ID1 bit and ID0 bit are set by ID1# pin and ID0# pin that are 46 pin and 45 pin.
If both ID1# pin and ID0# pin are open, ID1 bit and ID0 bit in the extended audio register(28h) are stored as (0,0)
respectively.
SEL_CMOS pin (48pin) decides which input level is CMOS or TTL.
If SEL_CMOS pin is open, CMOS input level is selected.
If SEL_CMOS pin is connected to DGND, TTL input level is selected.
n Power On
Note that AK4544A must be in cold reset at power on and RESET# must be low until master crystal clock becomes
stable, or reset must be done once master clock is stable.
Vdd
RESET#
SDATA_OUT=”L”
SYNC=”L”
BIT_CLK
Initialize Registers
start up crystal oscillation
Trst2clk
When using the AK4544A in multiple codec mode, all codec’s connected to the AC-link are waken up at the same
time.
Secondary codec doesn’t need the master clock of 24.576MHz. Then XTL_IN pin is low internally.
BIT_CLK signal of primary codec must be input into BIT_CLK pin of secondary CODEC. After AK4544A powers on,
BIT_CLK mustn’t stop except below case.
1) RESET#=L
2) PR0=PR1=PR4=1
nCold Reset Timing
Note that both SDATA_OUT and SYNC must be low at the rising edge of RESET# for cold reset.
The AK4544A initializes all registers including the Powerdown Control Registers, BIT-CLK is reactivated and each
analog output is in Hi-Z state except for PC Beep while RESET# pin is low. The PC Beep is directly routed to L & R
line outputs when AK4544A is in Cold Reset.
At the rising edge of RESET#, the AK4544A starts the initialization of ADC and DAC, which takes 1028TS cycles.
After that, the AK4544A is ready for normal operation.
Status bit in the slot 0 is “0” (not ready) when the AK4544A is in RESET period (“L”) or in initialization process.
After initialization cycles, the status bit goes to “1” (ready).
Trst_low
Trst2clk
RESET#
VIL
SDATA_OUT=”L”
SYNC=”L”
BIT_CLK
When the AK4544A is used under the multiple codec configurations and when cold reset is issued, all AK4544A
connected to the AC-link will execute a cold reset concurrently.
<MS0026-E-00>
-8-
2000/04