AK4544A Datasheet, PDF (14/35 Pages) Asahi Kasei Microsystems – AC97 MULTIMEDIA AUDIO CODEC WITH SRC

[ASAHI KASEI]
[AK4544A]
When codec ID configuration bits1 and 0 which are set by codec ID configuration 45/46 strapping pins(codec ID0# pin
and ID1# pin) are set to zero(00), the frame is aimed for the Primary codec. And when codec ID configuration bit1 and
0 are set to non-zero values(01, 10, or 11), the frame is meant for Secondary codec.
A new audio output frame begins with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT_CLK. On the
immediately following falling edge of BIT_CLK, the AK4544A samples the assertion of SYNC. This falling edge marks the time
when both sides of AC-link are aware of the start of a new audio frame. On the next rising of BIT_CLK, the AC ’97 controller
transitions SDATA_OUT into the first bit position of slot 0 (Valid Frame bit). Each new bit position is presented to AC-link on a rising
edge of BIT_CLK, and subsequently sampled by the AK4544A on the following falling edge of BIT_CLK. This sequence ensures
that data transitions, and subsequent sample points for both incoming and outgoing data streams are time aligned.
Data should be sent to the AC’97 codec with MSB first through the SDATA_OUT.
The following table shows the relationship of bit14&13 and the Read/Write operation depending on codec ID
configuration.
Bit 15
Valid Frame
1
1
1
1
Bit14:Slot1ValidBit Bit13:Slot2ValidBit
Read/Write Operation of
(Command Address)
(Command Data)
Primary AK4544A
1
1
Read/Write(Normal Operation)
0
1
Ignore
1
0
Read: Normal Operation
Write: Ignore
0
0
Ignore
AK4544A Addressing: Slot0 Tag Bits
Read/Write Operation of
Secondary AK4544A
Ignore
Ignore
Ignore
Read/Write(Normal Operation)
b)Slot1:Command Address Port
Slot1 gives the address of the command data, which is given in the slot 2. The AK4544A has 23 valid registers of
16bit data. See Page19.
BIT_CLK
SDATA_OUT
Bit19 Bit18 Bit17 Bit16 Bit15 Bit14 Bit13 Bit12 Bit11 Bit10 Bit9 Bit9 Bit2 Bit1 Bit0 Bit19 Bit18 Bit17 Bit16
“1/0” “1/0” “1/0” “1/0” “1/0” “1/0” “1/0” “1/0” “0” “0” “0” “0” “0” “0” “0”
Slot 0
Slot 1
Bit 19:
Bit 18:12
Bit 11:0
Command Address Port
Read/Write command
1=read, 0=write
Control Register Index (see “Mixer Registers for the detail)
Reserved (“0”)
Slot 2
Bit 18 of this slot1 is equivalent to the most significant bit of the index register address.
The AK4544A ignores from bit11 to bit0. These bits will be reserved for future enhancement and must be staffed
with 0’s by the AC’97 controller.
c)Slot2:Command Data Port
BIT_CLK
SDATA_OUT
Bit19 Bit18 Bit17 Bit16 Bit15 Bit14 Bit13 Bit12 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Bit19 Bit18 Bit17 Bit16
Bit19:4
Bit3:0
“1/0” “1/0” “1/0” “1/0” “1/0” “1/0” “1/0” “1/0”
“1/0” “1/0” “0” “0” “0” “0”
Slot 1
Slot 2
Slot 3
Command Data Port
Control Register Write Data (if bit 19 of slot 1 is “1”, all Bit19:4 should be “0”)
Reserved(“0”)
If bit19 in slot1 is “0”, the AC’97 controller must output Command Data Port data in slot 2 of the same frame. If the
bit19 in slot1 is “1”, the AK4544A will ignore any Command Data Port data in slot2.
Bit19 of this slot2 is equivalent to D15 bit of mixer register value.
<MS0026-E-00>
- 14 -
2000/04