English
Language : 

AK4589_1 Datasheet, PDF (7/76 Pages) Asahi Kasei Microsystems – 2/8-Channel Audio CODEC with DIR
ASAHI KASEI
[AK4589]
No. Pin Name
31 PDN
32 MASTER
DZF2
33
OVF
34 DZF1
35 LOUT4-
36 LOUT4+
37 ROUT4-
38 ROUT4+
39 LOUT3-
40 LOUT3+
41 ROUT3-
42 ROUT3+
43 LOUT2-
44 LOUT2+
45 ROUT2-
46 ROUT2+
47 LOUT1-
48 LOUT1+
49 ROUT1-
50 ROUT1+
51 LIN
52 RIN
53 VCOM
54 VREFH
I/O
Function
Power-Down Mode Pin
I
When “L”, the AK4589 is powered-down, all digital output pins go “L”, all registers
are reset. When CAD1/0 pins are changed, the AK4589 should be reset by PDN pin.
I
Master Mode Select Pin
“H”: Master mode, “L”: Slave mode
Zero Input Detect 2 Pin
(Table 13)
O
When the input data of the group 1 follow total 8192 LRCK cycles with “0” input
data, this pin goes to “H”. And when RSTN bit is “0”, PWDAN bit is “0”, this pin
goes to “H”. It always is in “L” when P/S pin is “H”.
O
Analog Input Overflow Detect Pin
This pin goes to “H” if the analog input of Lch or Rch overflows.
Zero Input Detect 1 Pin
(Table 13)
O
When the input data of the group 1 follow total 8192 LRCK cycles with “0” input
data, this pin goes to “H”. And when RSTN bit is “0”, PWDAN bit is “0”, this pin
goes to “H”. Output is selected by setting DZFE pin when P/S pin is “H”.
O DAC4 Lch Negative Analog Output Pin 470pF capacitor should be connected
O DAC4 Lch Positive Analog Output Pin
between LOUT4- and LOUT4+.
O DAC4 Rch Negative Analog Output Pin 470pF capacitor should be connected
O DAC4 Rch Positive Analog Output Pin between ROUT4- and ROUT4+.
O DAC3 Lch Negative Analog Output Pin 470pF capacitor should be connected
O DAC3 Lch Positive Analog Output Pin
between LOUT3- and LOUT3+.
O DAC3 Rch Negative Analog Output Pin 470pF capacitor should be connected
O DAC3 Rch Positive Analog Output Pin between ROUT3- and ROUT3+.
O DAC2 Lch Negative Analog Output Pin 470pF capacitor should be connected
O DAC2 Lch Positive Analog Output Pin
between LOUT2- and LOUT2+.
O DAC2 Rch Negative Analog Output Pin 470pF capacitor should be connected
O DAC2 Rch Positive Analog Output Pin between ROUT2- and ROUT2+.
O DAC1 Lch Negative Analog Output Pin 470pF capacitor should be connected
O DAC1 Lch Positive Analog Output Pin
between LOUT1- and LOUT1+.
O DAC1 Rch Negative Analog Output Pin 470pF capacitor should be connected
O DAC1 Rch Positive Analog Output Pin between ROUT1- and ROUT1+.
I Lch Analog Input Pin
I Rch Analog Input Pin
-
Common Voltage Output Pin
2.2µF capacitor should be connected to AVSS externally.
- Positive Voltage Reference Input Pin, AVDD
MS0339-E-00
-7-
2004/09