AK4564 Datasheet, PDF (27/48 Pages) Asahi Kasei Microsystems – 16BIT CODEC WITH BUILT-IN ALC AND MIC/HP/SPK-AMP

ASAHI KASEI
[AK4564]
n ALC1 Operation
1. ALC1 Limiter Operation
When the ALC1 limiter is enabled and either Lch or Rch exceed the ALC1 limiter detection level (LMTH1-0), the IVOL
value is attenuated by the amount defined in the ALC1 limiter ATT step (LMAT1-0) automatically. The operation is done
at the zero crossing points of the waveform. And the timeout period of the zero crossing detection is set by ZTM1-0 bits.
The IVOL value is common between L/R channels.
After finishing the operation for attenuation, if ALC1 bit is set to “0”, the operation of attenuation repeats when the input
signal level exceed the ALC1 limiter detection level (LMTH1-0).
2. ALC1 Recovery Operation
After completing an ALC1 limiter operation, the ALC1 recovery operation waits a time defined in WTM1-0 bits. If the
input signal does not exceed the “ALC1 recovery waiting counter reset level (LMTH1-0)” during the waiting time, the
ALC1 recovery operation starts. The IVOL value increases automatically up to the set reference level (REF7-0 bits)
during this operation. The IVOL value is common between L/R channels. The ALC1 recovery operation is done at a
period set by WTM1-0 bits. If the zero crossing operation of both L/R channels is completed during WTM1-0 period, the
ALC1 recovery operation waits WTM1-0 period and then the next recovery operation starts.
When “ALC1 recovery waiting counter reset level (LMTH1-0) ≤ Output Signal < ALC1 limiter detection level
(LMTH1-0)” during the ALC1 recovery operation, the waiting timer of ALC1 recovery operation is reset. When “ALC1
recovery waiting counter reset level (LMTH1-0) > Output Signal”, the waiting timer of ALC1 recovery operation starts.
When large noise is input to microphone instantaneously, the quality of small level in the large noise can be improved by
FR bit = “1”.
n Writing to IVOL register when ALC1 is OFF
When writing control register continuously, the change of IVOL should be written after zero crossing timeout. If IVOL is
changed by writing to control register before zero crossing detection, IVOL value of L/R channels may not give a
difference level.
MS0140-E-01
- 27 -
2002/07