English
Language : 

AK4342 Datasheet, PDF (11/43 Pages) Asahi Kasei Microsystems – 24-Bit Stereo DAC with HP-AMP & 2V Line-Out
ASAHI KASEI
[AK4342]
SWITCHING CHARACTERISTICS
(Ta=25°C; AVDD, DVDD, HVDD, PVDD=2.7 ∼ 3.6V; TVDD=1.6 ∼ 3.6V)
Parameter
Symbol
min
typ
Master Clock Timing (2.7V ≤ TVDD ≤ 3.6V)
Half Speed Mode (512/768fs)
fCLK
4.096
Normal Speed Mode (256/384/512/768fs)
fCLK
2.048
Double Speed Mode (128/192/256/384fs)
fCLK
6.144
Pulse Width Low
tCLKL 0.4/fCLK
-
Pulse Width High
tCLKH 0.4/fCLK
-
Master Clock Timing (1.6V ≤ TVDD < 2.7V)
Half Speed Mode (512/768fs)
fCLK
4.096
Normal Speed Mode (256/384fs)
fCLK
2.048
Double Speed Mode (128/192fs)
fCLK
6.144
Pulse Width Low
tCLKL 0.4/fCLK
-
Pulse Width High
tCLKH 0.4/fCLK
-
LRCK Timing
Frequency
Half Speed Mode (DFS1-0 bits = “10”)
fsh
8
Normal Speed Mode (DFS1-0 bits = “00”)
fsn
8
Double Speed Mode (DFS1-0 bits = “01”)
fsd
60
Duty Cycle
Duty
45
-
Serial Interface Timing (Note 25)
BICK Period
Half Speed Mode
tBCK
1/128fsh
-
Normal Speed Mode
tBCK
1/128fsn
-
Double Speed Mode
tBCK
1/64fsd
-
BICK Pulse Width Low
tBCKL
70
-
Pulse Width High
tBCKH
70
-
LRCK Edge to BICK “↑”
(Note 26)
tLRB
40
-
BICK “↑” to LRCK Edge
(Note 26)
tBLR
40
-
LRCK Edge to BICK “↓”
(Note 27)
tLRB
40
-
BICK “↓” to LRCK Edge
(Note 27)
tBLR
40
-
SDATA Hold Time
tSDH
40
-
SDATA Setup Time
tSDS
40
-
Control Interface Timing (3-wire Serial mode)
CCLK Period
tCCK
200
-
CCLK Pulse Width Low
tCCKL
80
-
Pulse Width High
tCCKH
80
-
CDTI Setup Time
tCDS
40
-
CDTI Hold Time
tCDH
40
-
CSN “H” Time
tCSW
150
-
CSN “↓” to CCLK “↑”
tCSS
50
-
CCLK “↑” to CSN “↑”
tCSH
50
-
Power-down & Reset Timing
PDN Pulse Width
(Note 28)
tPD
150
-
max
18.432
36.864
36.864
-
-
18.432
18.432
18.432
-
-
24
48
96
55
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Note 25. Refer to “Serial Data Interface”.
Note 26. When BCKP bit is set to “0”, BICK rising edge must not occur at the same time as LRCK edge.
Note 27. When BCKP bit is set to “1”, BICK falling edge must not occur at the same time as LRCK edge.
Note 28. The AK4342 can be reset by bringing PDN pin = “L” to “H” only upon power up.
Units
MHz
MHz
MHz
ns
ns
MHz
MHz
MHz
ns
ns
kHz
kHz
kHz
%
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MS0506-E-02
- 11 -
2006/07