English
Language : 

EVAL-ADM1275EBZ Datasheet, PDF (42/48 Pages) Analog Devices – Hot-Swap Controller and Digital Power
ADM1275
Byte
9
Byte Name
Character 9
Value
0x31 or “1”
0x32 or “2”
0x33 or “3”
Description
Always reads as 0x31 on the ADM1275-1.
Always reads as 0x32 on the ADM1275-2.
Always reads as 0x33 on the ADM1275-3.
Data Sheet
MFR_REVISION
Code: 0x9B, block read. Value after reset: 0x01 + ASCII “1”.
Table 32. Bit Descriptions for MFR_REVISION Command
Byte
Byte Name
Value
Description
0
Byte count
0x01
Always reads as 0x01, the number of data bytes that the block read command
should expect to read.
1
Character 1
0x31 or “1” Always reads as 0x31, Revision 1 of the ADM1275.
PEAK_IOUT
Code: 0xD0, read/write word. Value after reset: 0x0000 (writing 0x0000 clears the peak value).
Table 33. Bit Descriptions for PEAK_IOUT Command
Bits
Bit Name
Settings Description
[15:12] Reserved
0000 Always reads as 0000.
[11:0] PEAK_IOUT
Returns the peak IOUT current since the register was last cleared.
PEAK_VIN
Code: 0xD1, read/write word. Value after reset: 0x0000 (writing 0x0000 clears the peak value).
Table 34. Bit Descriptions for PEAK_VIN Command
Bits
Bit Name
Settings Description
[15:12] Reserved
0000 Always reads as 0000.
[11:0] PEAK_VIN
Returns the peak VIN voltage since the register was last cleared.
PEAK_VOUT
Code: 0xD2, read/write word. Value after reset: 0x0000 (writing 0x0000 clears the peak value).
This command is supported on the ADM1275-1 and the ADM1275-3. The ADM1275-2 does not have a VOUT pin.
Table 35. Bit Descriptions for PEAK_VOUT Command
Bits
Bit Name
Settings Description
[15:12] Reserved
0000 Always reads as 0000.
[11:0] PEAK_VOUT
Returns the peak VOUT voltage since the register was last cleared.
PMON_CONTROL
Code: 0xD3, read/write byte. Value after reset: 0x00.
Table 36. Bit Descriptions for PMON_CONTROL Command
Bits
Bit Name
Settings Description
[7:1]
Reserved
0000000 Always reads as 0000000.
0
CONVERT
0 Default. Power monitor is not running.
1 Start the sampling of current and voltage with the power monitor. In single-shot mode,
this bit clears itself after one complete cycle. In continuous mode, this bit must be
written to 0 to stop sampling.
Rev. D | Page 42 of 48