English
Language : 

DS650 Datasheet, PDF (7/9 Pages) Xilinx, Inc – Agilent Trace Core 2
Agilent Trace Core 2 (ATC2) (v1.04a)
XCO Parameters
The ATC2 XCO parameters are displayed in Table 3.
Table 3: ATC2 XCO Parameters
Parameter Name
atck_drive
atck_io_standard
Allowable Values
N/A (1)
N/A (1)
Default
Value
N/A (1)
N/A (1)
Description
Drive strength for ATCK pin.
IO standard for ATCK pin.
atck_pin_loc
any alphanumeric
none Pin location for ATCK pin.
atck_slew_rate
fast, slow
fast slew rate for ATCK pin.
atd_drivers
same_as_atck,
different_than_atck
same_as_
atck
Whether to use atck settings for all data pins
(same_as_atck) or individual settings for data pins
(different_than_atck)
atd_pin_count
atd<n>_drive
atd<n>_io_standard
4-64
N/A (1)
N/A (1)
8
N/A (1)
N/A (1)
Number of data pins to use.
Drive strength for data pin <n>.
IO standard for data pin <n>.
atd<n>_pin_loc
any alphanumeric
none Pin location for data pin <n>.
atd<n>_slew_rate
fast, slow
fast slew rate for data pin <n>.
component_name
String with A-z, 0-9, and _
(underscore)
atc2 Name of component instance.
driver_endpoint_type
single-ended, differential
single-
ended
Type of output driver to use. Applies to all pins.
enable_always_on_mode true, false
false
Enables measurement immediately after FPGA
configuration.
enable_auto_setup
true, false
true
Include circuitry that will use a test pattern to properly
align the data.
max_frequency_range
0-100_mhz,
101-200_mhz,
201-300_mhz,
301-500_mhz
0-
Sets the core operating range. This is used in
100_mhz generating the core and during instrument setup.
signal_bank_count
1, 2, 4, 8,
16, 32, 64
1
Number of signal banks.
tdm_rate
1x, 2x
1x
Time Division Multiplexing rate, either 1x at design
speed or 2x multiplexing.
Notes:
1. The I/O standards available will be different depending on the selected FPGA device family. Refer to the data sheet of the
appropriate FPGA device family for details. Also, different drive strength selections are available based on the selected I/O
standard.
Restrictions
A maximum of 15 ATC2 cores can be used in a single design.
DS650 June 22, 2011
www.xilinx.com
7
Product Specification