English
Language : 

XA2C32A Datasheet, PDF (6/14 Pages) Xilinx, Inc – AEC-Q100 device qualification and full PPAP support
XA2C32A CoolRunner-II Automotive CPLD
R
-6
-7
Symbol
Parameter
Min. Max. Min. Max. Units
TSU1
Setup time fast (single p-term)
2.6
-
2.6
-
ns
TSU2
Setup time (OR array)
3.1
-
3.1
-
ns
THD
Direct input register hold time
0.0
-
0.0
-
ns
TH
P-term hold time
0.0
-
0.0
-
ns
TCO
FTOGGLE(1)
FSYSTEM1(2)
FSYSTEM2(2)
FEXT1(3)
FEXT2(3)
Clock to output
Internal toggle rate
Maximum system frequency
Maximum system frequency
Maximum external frequency
Maximum external frequency
-
4.7
-
4.7 ns
-
300
-
300 MHz
-
200
-
200 MHz
-
182
-
182 MHz
-
137
-
137 MHz
-
128
-
128 MHz
TPSUD
Direct input register p-term clock setup time
0.9
-
0.9
-
ns
TPSU1
P-term clock setup time (single p-term)
1.3
-
1.3
-
ns
TPSU2
P-term clock setup time (OR array)
1.8
-
1.8
-
ns
TPHD
Direct input register p-term clock hold time
1.6
-
1.6
-
ns
TPH
P-term clock hold
1.2
-
1.2
-
ns
TPCO
P-term clock to output
-
6.0
-
6.0 ns
TOE/TOD
Global OE to output enable/disable
-
5.5
-
6.2 ns
TPOE/TPOD P-term OE to output enable/disable
-
6.7
-
8.0 ns
TMOE/TMOD Macrocell driven OE to output enable/disable
-
6.9
-
7.6 ns
TPAO
P-term set/reset to output valid
-
6.8
-
6.8 ns
TAO
Global set/reset to output valid
-
5.5
-
5.5 ns
TSUEC
Register clock enable setup time
3.0
-
3.0
-
ns
THEC
Register clock enable hold time
0.0
-
0.0
-
ns
TCW
Global clock pulse width High or Low
2.2
-
2.2
-
ns
TPCW
P-term pulse width High or Low
6.0
-
6.0
-
ns
TAPRPW
TCONFIG(4)
Asynchronous preset/reset pulse width (High or Low)
Configuration time
6.0
-
6.0
-
ns
-
50
-
50
μs
Notes:
1. FTOGGLE is the maximum clock frequency to which a T-Flip Flop can reliably toggle (see the CoolRunner-II Automotive CPLD family
data sheet).
2.
FSYSTEM1
macrocell
w(1h/TileCYFCSLYES)TiEsMth2eisinthterronuaglhoptheeraOtinRg
frequency
array.
for
a
device
fully
populated
with
one
16-bit
counter
through
one
p-term
per
3. FEXT1 (1/TSU1+TCO) is the maximum external frequency using one p-term while FEXT2 is through the OR array.
4. Typical configuration current during TCONFIG is 500 μA.
6
www.xilinx.com
DS552 (v1.1) May 5, 2007
Product Specification