W925E625 Datasheet, PDF (40/75 Pages) Winbond – 8-bit CID MICROCONTROLLER

W925E/C625
INTERRUPT
External
interrupt 0
Timer0
overflow
External
interrupt 1
Timer1
overflow
FLAG
NAME
IE0
TF0
IE1
TF1
Table 4 Interrupt table.
FLAG
LOCATION
EN BIT
TCON.1 EX0
EN BIT
LOCATION
IE.0
PRIORITY
1
(highest)
TCON.5 ET0
IE.1
2
TCON.3 EX1
IE.2
3
TCON.7 ET1
IE.3
4
Serial port SF1 SCON1.7 ES1
IE.6
5
External
interrupt 2
IE2
EXIF.0
EX2
EIE.0
External
interrupt 3
CID
IE3
CIDF
EXIF.1
EXIF.2
EX3
ECID
EIE.1
EIE.2
Divider
overflow
DIVF
EXIF.3
EDIV
EIE.3
Compare
difference
COMPF
EXIF.4
ECOMP
EIE.4
Watchdog
timer
WDIF WDCON.3 EWDI
EIE.5
Ps: The flags marked as the italic font are not bit-addressable.
6
7
8
9
10
11
(lowest)
FLAG
INTERRUPT
CLEARED BY VECTOR
hardware +
software
03h
hardware +
software
0Bh
hardware +
software
13h
hardware +
software
1Bh
hardware +
software
3Bh
hardware +
software
43h
hardware +
software
4Bh
software
53h
hardware +
software
5Bh
hardware +
software
63h
software
6Bh
The interrupt flags are sampled every machine cycle. In the same machine cycle, the sampled
interrupts are polled and their priority is resolved. If certain conditions are met then the hardware will
execute an internally generated LCALL instruction which will vector the process to the appropriate
interrupt vector address. The conditions for generating the LCALL are
1. An interrupt of equal or higher priority is not currently being serviced.
2. The current polling cycle is the last machine cycle of the instruction currently being executed.
3. The current instruction does not involve a write to IP, IE, EIP or EIE registers and is not a RETI.
If any of these conditions is not met, then the LCALL will not be generated. The polling cycle is
repeated every machine cycle, with the interrupts being sampled in the same machine cycle. If an
interrupt flag is active in one cycle but not responded to, and is not active when the above conditions
are met, the denied interrupt will not be serviced. This means that active interrupts are not
remembered. Note that every polling cycle is new.
Execution continues from the vectored address until an RETI instruction is executed. On execution of
the RETI instruction, the processor pops out the top content of Stack to the PC. The processor is not
notified anything if the content of stack was changed. Note that a RET instruction would perform
exactly the same process as a RETI instruction, but it would not inform the Interrupt Controller that the
interrupt service routine is completed, and would leave the controller still thinking that the service
routine is underway.
- 40 -