W9864G6JT Datasheet, PDF (39/42 Pages) Winbond – 1M  4 BANKS  16 BITS SDRAM

W9864G6JT
11.21 CKE/DQM Input Timing (Write Cycle)
CLK cy cle No.
1
2
External
CLK
Internal
CKE
DQM
DQ
D1
D2
3
4
5
6
7
D3
D5
D6
DQM MASK
(1)
CKE MASK
CLK cy cle No.
1
2
3
4
5
6
7
External
CLK
Internal
CKE
DQM
DQ
D1
D2
D3
D5
D6
DQM MASK
(2)
CKE MASK
CLK cy cle No.
1
2
External
CLK
Internal
CKE
DQM
DQ
D1
D2
3
4
5
6
7
D3
D4
CKE MASK
(3)
D5
D6
- 39 -
Publication Release Date: Dec. 23, 2011
Revision A01