W9816G6IH_10 Datasheet, PDF (39/42 Pages) Winbond – 512K × 2 BANKS × 16 BITS SDRAM

W9816G6IH
11.21 CKE/DQM Input Timing (Write Cycle)
CLK cycle No.
1
2
CLK
External
Internal
CKE
DQM
DQ
D1
D2
3
4
5
6
7
D3
D5
D6
DQM MASK
(1)
CKE MASK
CLK cycle No.
1
2
CLK
External
Internal
CKE
DQM
DQ
D1
D2
CLK cycle No.
1
2
CLK
External
Internal
CKE
DQM
DQ
D1
D2
3
4
5
6
7
D3
D5
D6
DQM MASK
(2)
CKE MASK
3
4
5
6
7
D3
D4
CKE MASK
(3)
D5
D6
- 39 -
Publication Release Date: Mar. 22, 2010
Revision A02