W9816G6IH_10 Datasheet, PDF (24/42 Pages) Winbond – 512K × 2 BANKS × 16 BITS SDRAM

W9816G6IH
11.4 Interleaved Bank Read (Burst Length = 8, CAS Latency = 3, Auto-precharge)
CLK
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
tRC
RAS
tRAS
CAS
WE
BA
tRP
tRAS
tRAS
tRP
A10
tRCD
RAa
tRCD
RBb
tRCD
RAc
A0-A9 RAa
DQM
CKE
DQ
Bank #0 Active
Bank #1
CAx
RBb
CBy
RAc
tAC
tAC
ax0 ax1 ax2 ax3 ax4 ax5 ax6 ax7 by0 by1
tRRD
Read
Active
tRRD
AP*
Read
Active
* AP is the internal precharge start timing
CAz
tAC
by4 by5 by6
CZ0
Read
AP*
- 24 -
Publication Release Date: Mar. 22, 2010
Revision A02