English
Language : 

W83L784R_05 Datasheet, PDF (32/52 Pages) Winbond – Monitoring IC
W83L784R/ W83L784G
OVT# Property Select -- Index 50h, continued.
BIT
NAME
3 EN_OVT3
READ/WRITE
Read/Write
2 EN_OVT2
Read/Write
1 EN_OVT1
Read/Write
0 OVTPOL
Read/Write
DESCRIPTION
Enable CPUT2 temperature sensor over-temperature
(OVT) output if set to 1. Default 0, disable CPUT2 OVT
output through pin OVT#. The pin OVT# is wire OR with
OVT1 and OVT2.
Enable CPUT1 temperature sensor over-temperature
(OVT) output if set to 1. Default 0, disable CPUT1 OVT
output through pin OVT#. The pin OVT# is wire OR with
OVT1 and OVT3.
Enable internal temperature sensor over-temperature
(OVT) output if set to 1. Default 0, disable OVT1 output
through pin OVT#. The pin OVT# is wire OR with OVT2
and OVT3.
Over-Temperature Polarity. Write 1, OVT# active high.
Write 0, OVT# active low. Default 0.
7.17 SMI# Property Select -- Index 51h
Power on - <7:0> --0000, 0100 b
BIT
NAME
READ/WRITE
7-4 Reserved Read/Write
3-2 TEMP_SMI_ Read/Write
MD[1:0]
DESCRIPTION
Reserved.
Temperature SMI Mode Select.
<00> - Comparator Interrupt Mode:
Temperature 1/2/3 exceeds TO (Over-temperature)
limit causes and interrupt and this interrupt will be
reset by reading all the Interrupt Stauts.
<01> - Two Time Interrupt Mode:(Default)
This bit use in temperature sensor 1/2/3 interrupt
mode with hysteresis type. Temperature exceeding
TO, causes an interrupt and then temperature going
below THYST will also cause an interrupt if the previous
interrupt has been reset by reading all the interrupt
Status Register. Once an interrupt event has occurred
by exceeding TO, then reset, if the temperature
remains above the THYST.
<10> - One Time Interrupt Mode:
This bit use in temperature sensor 1/2/3 interrupt
mode with hysteresis type. Temperature exceeding TO
(Over-temperature, defined in Bank 1/2) causes an
interrupt and then temperature going below THYST
(Hysteresis temperature, defined in Bank 1/2) will not
cause an interrupt. Once an interrupt event has
occurred by exceeding TO, then going below THYST,
and interrupt will not occur again until the temperature
exceeding TO.
- 27 -
Publication Release Date: Jan. 2005
Revision 1.1