W25Q32JVTBIQ-TR Datasheet, PDF (17/76 Pages) Winbond – 3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL, QUAD SPI

W25Q32JV
Quad Enable (QE) – Volatile/Non-Volatile Writable
The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (S9) that allows Quad SPI.
When the QE bit is set to a 0 state (factory default for part numbers with ordering options “IM”), the /WP pin
and /HOLD are enabled. When the QE bit is set to a 1(factory default for Quad Enabled part numbers with
ordering option “IQ”), the Quad IO2 and IO3 pins are enabled, and /WP and /HOLD functions are disabled.
WARNING: If the IO2 or IO3 pins are tied directly to the power supply or ground during standard SPI or
Dual SPI operation, the QE bit should never be set to a 1.
Re served
Output D river St rengt h
(Volatile/No n-Volatile Writable)
Re served
Write Protect Selection
(Volatile/No n-Volatile Writable)
Re served
Re served
S23 S22 S21 S20 S19 S18 S17 S16
(R) DRV1 DRV2 (R) (R) WPS (R) (R)
Figure 4c. Status Register-3
Write Protect Selection (WPS) – Volatile/Non-Volatile Writable
The WPS bit is used to select which Write Protect scheme should be used. When WPS=0, the device will
use the combination of CMP, SEC, TB, BP[2:0] bits to protect a specific area of the memory array. When
WPS=1, the device will utilize the Individual Block Locks to protect any individual sector or blocks. The
default value for all Individual Block Lock bits is 1 upon device power on or after reset.
Output Driver Strength (DRV1, DRV0) – Volatile/Non-Volatile Writable
The DRV1 & DRV0 bits are used to determine the output driver strength for the Read operations.
DRV1, DRV0
Driver Strength
0, 0
100%
0, 1
75%
1, 0
50%
1, 1
25% (default)
Reserved Bits – Non Functional
There are a few reserved Status Register bits that may be read out as a “0” or “1”. It is recommended to
ignore the values of those bits. During a “Write Status Register” instruction, the Reserved Bits can be written
as “0”, but there will not be any effects.
- 16 -
Publication Release Date: August 30, 2016
Revision C