VSC6511 Datasheet, PDF (7/22 Pages) Vitesse Semiconductor Corporation – SMPTE-292M Serializer, Deserializer, and Deserializer/Reclocker at 1.485Gb/s

VITESSE
SEMICONDUCTOR CORPORATION
Advance Product Information
VSC6511
SMPTE-292M Serializer, Deserializer, and
Deserializer/Reclocker at 1.485Gb/s
Features: Serializer Mode
1. 20 Bit TTL Interface @ 74.25 MHz
2. On-chip Clock Multiplier Unit
3. On-Chip Scrambler and NRZI Encoder with ENABLE
4. CRC Generator with ENABLE
5. 2 or 4 user configurable 75ohm cable driver outputs
6. Output Signal Detect indicators
7. Buffered REFCLK output for easy clock distribution
8. 700 mW Typical Power
Description
The VSC6511 can be configured as a 20-bit HDTV Serializer using the MODE[1:0] pins. A 74.25 MHz
TTL REFCLK is multiplied by 20 in the Clock Multiplier Unit (CMU) to generate a 1.485 GHz bit rate clock.
The CMU aligns a divided-by-20 clock with REFCLK in order to latch the 20-bit TTL data bus D[19:0] into the
Input Register. When enabled by CRC being HIGH, the data is monitored for SAV/EAV and a CRC checksum is
calculated and inserted into the data stream at the appropriate point in each video line. The data is then scram-
bled and NRZI encoded, only if this stage is enabled by SCREN=HIGH. The data is then serialized and output
on the differential outputs, SDO0/SDO0 and SDO1/SDO1, which are compliant with the SMPTE 292M cable
driving specifications. The scrambler and NRZI encoder can be disabled by setting the TTL input, SCREN to
LOW. The SDO0/SDO0 output can be disabled and forced HIGH by setting the TTL input OE0 to LOW. Simi-
larly, the SDO1/SDO1 output can be disabled and forced HIGH by setting the TTL input OE1 to LOW.
Figure 3: Serializer Mode
D[19:0]
CRCEN
SCREN
REFCLK
74.25 MHz
DQ
CRC Gen
Scrambler
NRZI Encoder
Clock
Multiply
/20
x20
1.485 GHz
Serializer
OE0
*
SDO0
SDO0
ISET0
OE1
SDO1
SDO1
ISET1
CABLE DRIVER
OUTPUTS
RCLK
G52311-0, Rev. 2.0
4/10/00
© VITESSE SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: [phone]
Page 7