English
Language : 

TC9WMB4FU Datasheet, PDF (9/17 Pages) Toshiba Semiconductor – CMOS Digital Integrated Circuits Silicon Monolithic 4096-Bit (512 × 8-Bit) 2-Wire Serial EEPROM
TC9WMB4FU
(b) If a start condition is issued while the device is receiving a write instruction (device address,
R/W, address, and data), this write instruction is discarded and the next instruction is accepted.
(A byte write is given below as an example. This is the same as a page write.)
Write instruction
Start Device address R/W ACK
Address
ACK
Data
ACK Stop
Address counter is not incremented during this period.
Incremented.
(c) If a stop condition is issued while the device is receiving a write instruction (device address,
R/W, address, and data), the device enters the standby state. However, the device ignores the
stop condition while sending an acknowledge signal after it receives the D0 bit. (A write
operation starts.)
(A byte write is given below as an example. This is the same as a page write.)
Write instruction
Start Device address R/W ACK
Address
ACK
Data
ACK Stop
Address counter is not incremented during this period.
Incremented.
A write operation starts.
(d) No instruction is accepted while a write operation is in progress (after a stop condition for a
write instruction is received).
(The device does not receive a start or stop condition during this time.)
(5) Read operation
(a) The address counter is incremented when a read instruction is received successfully. It is
incremented on the falling edge of the SCL pulse where the least significant bit of data is
driven.
D1
D0
Increment
Figure 12 Increment Timing Diagram
(b) If a start condition is issued while the device is receiving a read instruction (device address,
R/W, address, or data), this read instruction is discarded and the next instruction is accepted. (A
start condition is accepted even during data transfer.)
(A current address read is given below as an example. This is the same as the other read
modes.)
Read instruction
Start Device address R/W ACK
Data
NACK Stop
Address counter is not incremented during this period. Incremented.
9
2007-10-19