English
Language : 

TC9WMB4FU Datasheet, PDF (5/17 Pages) Toshiba Semiconductor – CMOS Digital Integrated Circuits Silicon Monolithic 4096-Bit (512 × 8-Bit) 2-Wire Serial EEPROM
TC9WMB4FU
5. Write Operation
(1) Byte write
A data is written to the specified address at a byte write operation. After a start condition, a device
address, R/W (= 0), a word address, and write data are received to the device.
When a stop condition is generated subsequently, write operation starts automatically, rewriting
the data at the specified address with the input data. A next instruction cannot be received while
write operation is in progress. Therefore, no acknowledge signal is returned. After writing the data,
the device automatically enters the standby state.
S
W
T
R
A
I
R DEVICE T
T ADDRESS E
WORD
ADDRESS
S
T
WRITE
O
DATA
P
SDA LINE
1
0
1
0
A
2
A
1
P
0
0
WWWWWWWW
76543210
DDDDDDDD
76543210
M
L RAM
S
S / CS
B
BWK B
LA
A
SC
C
BK
K
Address
increment
Figure 5
(2) Page write
A Data is written up to16 bytes to the specified page at a page write operation. After a start
condition, a device address, R/W (= 0), a word address (n), and write data (n) are received to the
device, in the same way as for a byte write operation. Then, write data (n + 1) is immediately received
without entering a stop condition, while checking that an acknowledge signal is asserted (0).
The first four bits (W4 to W7) of the word address are the same and the lower four bits (W0 to W3)
are automatically incremented so that up to 16 bytes of data can be written.
When the last address within the page is reached, the lower four bits (W0 to W3) of the word
address are rolled over to the first address of the page. If more than 16 bytes of write data are
transferred, the last 16 bytes are valid.
When a stop condition is generated subsequently, write operation starts automatically, rewriting
the data at the specified addresses with the input data.
S
W
T
R
A
I
R DEVICE T
T ADDRESS E
WORD
ADDRESS (n)
WRITE
DATA (n)
WRITE
DATA (n + 1)
S
T
WRITE
O
DATA (n + m) P
SDA LINE
1
0
1
0
A
2
A
1
P
0
0
WWWWWWWW
76543210
DDDDDDDD
76543210
DDDDDDDD
76543210
DDDDDD
543210
M
LRA
S
S/C
B
BW K
A
A
A
A
C
C
C
C
K
K
K
K
Address
increment
Address
increment
Address
increment
Figure 6
5
2007-10-19