MSP430F5172_16 Datasheet, PDF (90/117 Pages) Texas Instruments – Mixed-Signal Microcontrollers

MSP430F5172, MSP430F5152, MSP430F5132
MSP430F5171, MSP430F5151, MSP430F5131
SLAS619P – AUGUST 2010 – REVISED MAY 2016
www.ti.com
6.10.14 Port J (PJ.6) Input/Output With Schmitt Trigger
Figure 6-15 shows the port diagram. Table 6-55 summarizes the selection of the pin function.
To Comparator_B
From Comparator_B
Pad Logic
CBPD..x
PJREN.x
PJDIR.x
0
From Module
1
Direction
0: Input
1: Output
DV_SS
0
DV_CC
1
1
PJOUT.x
0
From Module
1
PJSEL.x
PJIN.x
EN
To Port Mapping
D
PJDS.x
0: Low drive
1: High drive
Bus
Holder
Figure 6-15. Port PJ (PJ.6) Diagram
PJ.6/TD1CLK/TD0_1/CB15
Table 6-55. Port PJ (PJ.6) Pin Functions
PIN NAME (PJ.x) x
PJ.6/
TD1CLK/
TD0.1/
CB15
(1) X = Don't care
PJ.x (I/O)
TD1 clock input
6
TD0.TA1
CB15
FUNCTION
CONTROL BITS OR SIGNALS⁽¹⁾
PJDIR.x PJSEL.x CBPD.y
I: 0; O: 1
0
0
0
1
0
1
1
0
X
X
1 (y = 15)
90
Detailed Description
Copyright © 2010–2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F5172 MSP430F5152 MSP430F5132 MSP430F5171 MSP430F5151 MSP430F5131