English
Language : 

MSP430F5172_16 Datasheet, PDF (87/117 Pages) Texas Instruments – Mixed-Signal Microcontrollers
www.ti.com
MSP430F5172, MSP430F5152, MSP430F5132
MSP430F5171, MSP430F5151, MSP430F5131
SLAS619P – AUGUST 2010 – REVISED MAY 2016
Table 6-53. Port PJ (PJ.0 to PJ.3) Pin Functions
PIN NAME (PJ.x) x
PJ.0/
PJ.x (I/O)(2)
FUNCTION
CONTROL BITS OR SIGNALS(1)
PJDIR.x PJSEL.x
JTAG
MODE
CBPD.y
I: 0; O: 1
0
0
0
SMCLK/
TDO/
SMCLK
0 TDO(3)
1
1
0
0
X
X
1
X
CB6
PJ.1/
CB6
PJ.x (I/O)(2)
X
X
I: 0; O: 1
0
0
1 (y = 6)
0
0
MCLK/
TDI/TCLK/
MCLK
1 TDI/TCLK(3) (4)
1
1
0
0
X
X
1
X
CB7
PJ.2/
ADC10CLK/
TMS/
CB7
PJ.x (I/O)(2)
ADC10CLK (See (5))
2 TMS(3) (4)
0
X
I: 0; O: 1
0
1
1
X
X
0
1 (y = 7)
0
0
0
0
1
X
CB8
PJ.3/
CB8
PJ.x (I/O)(2)
X
X
I: 0; O: 1
0
0
1 (y = 8)
0
0
ACLK/
TCK/
ACLK
3 TCK (3) (4)
1
1
0
0
X
X
1
X
CB9
CB9
X
X
0
1 (y = 9)
(1) X = Don't care
(2) Default condition
(3) The pin direction is controlled by the JTAG module.
(4) In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are don't care.
(5) MSP430F51x2 device only.
Copyright © 2010–2016, Texas Instruments Incorporated
Detailed Description
87
Submit Documentation Feedback
Product Folder Links: MSP430F5172 MSP430F5152 MSP430F5132 MSP430F5171 MSP430F5151 MSP430F5131