 English |
|
|
|
|
|
|
|
| MSP430F5172_16 Datasheet, PDF (59/117 Pages) Texas Instruments – Mixed-Signal Microcontrollers | |||
| |||
| ◁ |
www.ti.com
MSP430F5172, MSP430F5152, MSP430F5132
MSP430F5171, MSP430F5151, MSP430F5131
SLAS619P â AUGUST 2010 â REVISED MAY 2016
6.9.7 System Module (SYS)
The SYS module handles many of the system functions within the device. These include power-on reset
and power-up clear handling, NMI source selection and management, reset interrupt vector generators
(see Table 6-8), bootloader entry mechanisms, and configuration management (device descriptors). It also
includes a data exchange mechanism using JTAG that is called a JTAG mailbox and that can be used in
the application.
INTERRUPT VECTOR
REGISTER
SYSRSTIV, System Reset
SYSSNIV, System NMI
SYSUNIV, User NMI
Table 6-8. System Module Interrupt Vector Registers
INTERRUPT EVENT
No interrupt pending
Brownout (BOR)
RST/NMI (POR)
PMMSWBOR (BOR)
LPM5 wake-up (BOR)
Security violation (BOR)
SVSL (POR)
SVSH (POR)
SVML_OVP (POR)
SVMH_OVP (POR)
PMMSWPOR (POR)
WDT time-out (PUC)
WDT key violation (PUC)
KEYV flash key violation (PUC)
Reserved
Peripheral area fetch (PUC)
PMM key violation (PUC)
Reserved
No interrupt pending
SVMLIFG
SVMHIFG
DLYLIFG
DLYHIFG
VMAIFG
JMBINIFG
JMBOUTIFG
VLRLIFG
VLRHIFG
Reserved
No interrupt pending
NMIIFG
OFIFG
ACCVIFG
Reserved
WORD ADDRESS
019Eh
019Ch
019Ah
OFFSET
00h
02h
04h
06h
08h
0Ah
0Ch
0Eh
10h
12h
14h
16h
18h
1Ah
1Ch
1Eh
20h
22h to 3Eh
00h
02h
04h
06h
08h
0Ah
0Ch
0Eh
10h
12h
14h to 1Eh
00h
02h
04h
06h
08h to 1Eh
PRIORITY
Highest
Lowest
Highest
Lowest
Highest
Lowest
Copyright © 2010â2016, Texas Instruments Incorporated
Detailed Description
59
Submit Documentation Feedback
Product Folder Links: MSP430F5172 MSP430F5152 MSP430F5132 MSP430F5171 MSP430F5151 MSP430F5131
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese