LM3S5R31 Datasheet, PDF (508/1275 Pages) Texas Instruments – Stellaris® LM3S5R31 Microcontroller

External Peripheral Interface (EPI)
iRDY Signal Operation
The ready input (iRDY) signal can be used to lengthen bus cycles and is enabled by the RDYEN bit
in the EPIGPCFG register. iRDY is input on EPI0S27 and may only be used with a free-running
clock (CLKGATE is clear). If iRDY is deasserted, further transactions are held off until the iRDY signal
is asserted again. iRDY is sampled on the falling edge of the EPI clock and gates transactions, no
matter what state they are in.
A two-cycle access has two phases in the bus cycle. The first clock is the address phase, and the
second clock is the data phase. If iRDY is sampled Low at the start of the address phase, as shown
in Figure 26-21 on page 1212, then the address phase is extended (FRAME, RD, and Address are
all asserted) until after iRDY has been sampled High again. Data is sampled on the subsequent
rising edge.
If iRDY is sampled Low at the start of the data phase, as shown in Figure 10-22 on page 508, the
FRAME, RD, Address, and Data signals behave as they would during a normal transaction in T1.
The data phase (T2) is extended with only Address being asserted until iRDY is recognized as
asserted again. Data is latched on the subsequent rising edge.
Figure 10-22. iRDY Signal Operation, FRM50=0, FRMCNT=0, and RD2CYC=1
T0
T1
T2
T3
Clock (EPI0S31)
Frame
(EPI0S30)
RD (EPI0S29)
iRDY (EPI0S27)
Address
Data
EPI Clock Operation
If the CLKGATE bit in the EPIGPCFG register is clear, the EPI clock always toggles when
General-purpose mode is enabled. If CLKGATE is set, the clock is output only when a transaction
is occurring, otherwise the clock is held high. If the WR2CYC bit is clear, the EPI clock begins toggling
1 cycle before the WR strobe goes high. If the WR2CYC bit is set, the EPI clock begins toggling when
the WR strobe goes high. The clock stops toggling after the first rising edge after the WR strobe is
deasserted. The RD strobe operates in the same manner as the WR strobe when the WR2CYC bit
is set, as the RD2CYC bit must always be set. See Figure 10-23 on page 509 and Figure
10-24 on page 509.
508
January 20, 2012
Texas Instruments-Production Data