English
Language : 

DS90C3202_13 Datasheet, PDF (5/26 Pages) Texas Instruments – 3.3V 8 MHz to 135 MHz Dual FPD-Link Receiver
DS90C3202
www.ti.com
SNLS191D – APRIL 2005 – REVISED APRIL 2013
Electrical Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Min
CMOS/TTL DC SPECIFICATIONS (Rx outputs, control inputs and outputs)
VIH
High Level Input Voltage
VIL
Low Level Input Voltage
VOH
High Level Output Voltage
VOL
Low Level Output Voltage
VCL
Input Clamp Voltage
IIN
Input Current
IOS
Output Short Circuit Current
LVDS RECEIVER DC SPECIFICATIONS
Rx clock out
Rx data out
Rx clock out
Rx data out
ICL = −18 mA
VIN = VDD
VIN = 0V
VOUT = 0V
2.0
0
IOH = −4 mA
2.4
IOH = −2 mA
IOL = +4 mA
IOL = +2 mA
−10
VTH
Differential Input High Threshold VCM = +1.2V
VTL
Differential Input Low Threshold
VIN
Input Voltage Range (Single-
ended)
−100
0
|VID|
Differential Input Voltage
VCM
Differential Common Mode
Voltage
0.200
0.2
IIN
Input Current
RECEIVER SUPPLY CURRENT
VIN = +2.4V, VDD = 3.6V
VIN = 0V, VDD = 3.6V
ICCRW
Receiver Supply Current, Worst CL = 8 pF,
f = 8 MHz
Case
(Figure 4 , Figure 6)
Worst Case Pattern,
Default Register Settings
f = 135 MHz
ICCRG
Receiver Supply Current,
Incremental Test Pattern
(Figure 5 , Figure 6)
CL = 8 pF,
f = 8 MHz
Worst Case Pattern,
Default Register Settings
f = 135 MHz
ICCRZ
Receiver Supply Current, Power
Down
PDWNB = Low,
Receiver Outputs stay low during
Powerdown mode,
Default Register Settings
Typ
Max
Unit
VDD
V
0.8
V
V
0.4
V
−0.8
−1.5
V
+10
µA
µA
−120
mA
+100
mV
mV
VDD
V
0.600
V
1.2
VDD−0.1
V
±10
µA
±10
µA
65
130
mA
375
550
mA
55
120
mA
245
400
mA
2
mA
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: DS90C3202
Submit Documentation Feedback
5