English
Language : 

BQ24140_14 Datasheet, PDF (5/39 Pages) Texas Instruments – Integrated Dual-Input Switch-Mode One-Cell Li-Ion Charger with Full USB Compliance and USB-OTG Support
bq24140
www.ti.com
SLUSAO5 – OCTOBER 2011
ELECTRICAL CHARACTERISTICS (continued)
Circuit of Figure 1, VBUS = 5V, HZ_MODE=0, OPA_MODE=0, CD=0, TJ = –40°C–125°C and TJ = 25°C for typical values
PARAMETER
TEST CONDITIONS
MIN TYP MAX UNIT
Deglitch time for weak battery threshold
Hysteresis for VLOWV
DIS, SLRST and OTG PIN LOGIC LEVEL
Rising voltage, 2-mV over drive, tRISE = 100 ns
Battery voltage falling
30
ms
100
mV
VIL
Input low threshold level
VIH
Input high threshold level
CHARGE TERMINATION DETECTION
0.4
V
1.3
V
ITERM
Termination charge current
VVBAT > VOREG-VRCH , VBUS > VSLP, RSNS = 68 mΩ,
Programmable
50
400 mA
Deglitch time for charge termination
Regulation accuracy for termination
current across RSNS VIREG_TERM = IOTERM
× RSNS
BAD ADAPTOR DETECTION
Both rising and falling, 2-mV overdrive, tRISE, tFALL = 100 ns
3.4 mV ≤ VIREG_TERM ≤ 6.8mV
6.8 mV < VIREG_TERM ≤ 13.6 mV
13.6mV < VIREG_TERM ≤ 30 mV
-35%
–12.5%
–6%
30
ms
35%
12.5
%
6%
VIN(MIN)
Input voltage lower limit
Deglitch time for VBUS rising above
VIN(MIN)
Hysteresis for VIN(MIN)
ISHORT
Current source to GND
TINT
Detection interval
INPUT BASED DYNAMIC POWER MANAGEMENT
Bad adaptor detection
Rising voltage, 2-mV overdrive, tRISE = 100 ns
Input voltage rising
During bad adaptor detection
Input power source detection
3.7
3.8 4.0
V
30
ms
100
200 mV
20
30 40 mA
2
S
VIN_LOW
The threshold when input based DPM
loop kicks in
Charge mode, programmable
4.2
4.76
V
DPM loop kick-in threshold tolerance
–2%
+2%
INPUT CURRENT LIMITING
IIN_LIMIT
Input current limit
VREF BIAS REGULATOR
IIN = 100mA
IIN = 500mA
TJ = 0°C–125ºC
88
93 98
mA
TJ = –40ºC–125ºC
86
93 98
TJ = 0ºC–125ºC
TJ = –40ºC–125ºC
450
475 500
mA
440
475 500
VREF
Internal bias regulator voltage
VREF output short current limit
BATTERY RECHARGE THRESHOLD
VIN > VREF, IVREF = 1 mA, CVREF = 1 μF
5.5
6.5
V
30
mA
VRCH
Recharge threshold voltage
Deglitch time
Below VOREG
VVBAT decreasing below threshold, tFALL = 100 ns, 10-mV
overdrive
90
120 160 mV
130
ms
STAT OUTPUT
VOL
Low-level output saturation voltage,
STAT pin
IO = 10 mA, sink current
0.55
V
High-level leakage current for STAT
Voltage on STAT pin is 5V
1 μA
LED OUTPUT
VLED_MIN
Minimum LED operating voltage
ILED1 = L, ILED0 = L
2.5
V
0
ILED
LED current, programmable
ILED1 = L, ILED0 = H
ILED1 = H, ILED0 = L
1.35
mA
2.7
ILED1 = H, ILED0 = H
5.4
LED current accuracy
–20%
+20%
VDO
Drop-out voltage of LED
TON
Turn on time for current source
(10%–90%)
VBAT = 2.5 V
100 200 mV
100
μs
TOFF
Turn off time for current source
(90%–10%)
100
μs
I2C BUS LOGIC LEVELS AND TIMING CHARTERISTICS
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): bq24140
Submit Documentation Feedback
5