English
Language : 

BQ24140_14 Datasheet, PDF (3/39 Pages) Texas Instruments – Integrated Dual-Input Switch-Mode One-Cell Li-Ion Charger with Full USB Compliance and USB-OTG Support
bq24140
www.ti.com
SLUSAO5 – OCTOBER 2011
PIN FUNCTIONS (continued)
PIN
NAME
NO.
SLRST
C3
PMID1
SW2
DIS
SW1
GND
LED
C4 – C5
D1 – D2
D3
D4 – D5
E1 – E5
F1
OTG
F2
CSIN
F3
VBAT
F4
STAT
F5
I/O
DESCRIPTION
Safety limit register control. When SLRST = 0, all the safety limit values are reset to default values, regardless
I of the write actions to the safety limits registers. When SLRST = 1, the host can program the safety limits
register until any write action to other registers locks the programmed safety limits.
O
Connection point between reverse blocking FET and high-side switching FET. Bypass it with a minimum of
3.3μF capacitor from PMID1 to GND.
O Internal switch to output inductor connection.
Charge disable control pin. DIS=0, charge is enabled. DIS=1, charge is disabled. VIN and VBUS pins are high
I impedance to PGND. In 15min mode, DIS=1 will reset the 15min timer; while in 32s mode, DIS=1 will NOT
reset the 32-second timer.
O Internal switch to output inductor connection.
Ground pins.
O High side LED driver. Current, on and off times can be programmed through I2C to select different modes.
Boost mode enable control and VBUS input current limiting selection pin. When OTG is in active status per the
control register, VBUS converter will be forced to operate in boost mode. It has higher priority over I2C control
I and can be disabled through control register. The polarity of OTG active status can also be controlled.
At POR, the OTG control register is ignored and the OTG pin is used as the input current limiting selection pin
for VBUS converter. When OTG=High, IIN_LIMIT=500mA and when OTG=Low, IIN_LIMIT=100mA.
I
Charge current-sense input. Battery current is sensed via the voltage drop across an external sense resistor. A
0.1μF ceramic capacitor to GND is required.
I
Battery voltage and current sense input. Bypass it with a ceramic capacitor (minimum 0.1µF) to GND if there
are long inductive leads to battery.
Charge status pin. Pull low when charge in progress. Open drain for other conditions. During faults, a 128µS
O pulse is sent out. STAT pin can be disabled by the EN_STAT bit in control register. STAT can be used to drive
a LED or communicate with a host processor.
ABSOLUTE MAXIMUM RATINGS(1)
over operating free-air temperature range (unless otherwise noted)
Supply voltage range (with respect
to GND)
VBUS, VIN
Input voltage range (with respect
to and GND)
SCL, SDA, OTG, CSIN, VREG, VBAT, SLRST, DIS, LED
PMID1, PMID2, STAT
Output voltage range (with respect VREF
to and GND)
BOOT, BOOT1
SW1, SW2
Voltage difference between CSIN and VBAT inputs (VCSIN -VBAT)
Output sink
STAT
Output current (average)
SW1, SW2
TA Operating free-air temperature range
TJ Junction temperature range
Tstg Storage temperature
ESD
Rating (3)
Human body model at all pins
Machine model
Charge device model
VALUE
MIN
MAX
–2
20
–0.3
7
–0.3
20
6.5
–0.7
20
–0.7
12
±7
10
1.5 (2)
–30
+85
–40
+125
–45
+150
±2000
±100
±500
UNIT
V
V
V
V
mA
A
°C
°C
°C
V
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Duty cycle for output current should be less than 50% for 10- year life time when output current is above 1.25A
(3) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin.
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): bq24140
Submit Documentation Feedback
3