English
Language : 

BQ25700A Datasheet, PDF (37/82 Pages) Texas Instruments – SMBus Multi-Chemistry Battery Buck-Boost Charge Controller With System Power Monitor and Processor Hot Monitor
www.ti.com
8.6.1.3 ChargeOption2 Register (SMBus address = 31h) [reset = 2B7]
bq25700A
SLUSCQ8 – MAY 2017
Figure 19. ChargeOption2 Register (SMBus address = 31h) [reset = 2B7]
15
14
PKPWR_TOVLD_DEG
R/W
13
EN_PKPWR_
IDPM
R/W
12
EN_PKPWR_
VSYS
R/W
11
PKPWR_
OVLD_STAT
R/W
10
PKPWR_
RELAX_STAT
R/W
9
8
PKPWR_TMAX[1:0]
R/W
7
6
5
4
EN_EXTILIM
EN_ICHG
_IDCHG
Q2_OCP
ACX_OCP
R/W
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
3
EN_ACOC
R/W
2
ACOC_VTH
R/W
1
EN_BATOC
R/W
0
BATOC_VTH
R/W
Table 11. ChargeOption2 Register (SMBus address = 31h) Field Descriptions
SMBus
BIT
15-14
FIELD
PKPWR_
TOVLD_DEG
13 EN_PKPWR_IDPM
12 EN_PKPWR_VSYS
11 PKPWR_
OVLD_STAT
10 PKPWR_
RELAX_STAT
9-8 PKPWR_
TMAX[1:0]
TYPE
R/W
R/W
R/W
R/W
R/W
R/W
RESET
00b
0b
0b
0b
0b
10b
DESCRIPTION
Input Overload time in Peak Power Mode
00b: 1 ms <default at POR>
01b: 2 ms
10b: 10 ms
11b: 20 ms
Enable Peak Power Mode triggered by input current overshoot
If REG0x31[13:12] are 00b, peak power mode is disabled. Upon
adapter removal, the bits are reset to 00b.
0b: Disable peak power mode triggered by input current overshoot
<default at POR>
1b: Enable peak power mode triggered by input current overshoot.
Enable Peak Power Mode triggered by system voltage under-shoot
If REG0x31[13:12] are 00b, peak power mode is disabled. Upon
adapter removal, the bits are reset to 00b.
0b: Disable peak power mode triggered by system voltage under-shoot
<default at POR>
1b: Enable peak power mode triggered by system voltage under-shoot.
Indicator that the device is in overloading cycle. Write 0 to get out of
overloading cycle.
0b: Not in peak power mode. <default at POR>
1b: In peak power mode.
Indicator that the device is in relaxation cycle. Write 0 to get out of
relaxation cycle.
0b: Not in relaxation cycle. <default at POR>
1b: In relaxation mode.
Peak power mode overload and relax cycle time.
When REG0x31[15:14] is programmed longer than REG0x31[9:8],
there is no relax time.
00b: 5 ms
01b: 10 ms
10b: 20 ms <default at POR>
11b: 40 ms
Copyright © 2017, Texas Instruments Incorporated
Submit Documentation Feedback
37