BQ25700A Datasheet, PDF (35/82 Pages) Texas Instruments – SMBus Multi-Chemistry Battery Buck-Boost Charge Controller With System Power Monitor and Processor Hot Monitor

www.ti.com
8.6.1.2 ChargeOption1 Register (SMBus address = 30h) [reset = 211h]
bq25700A
SLUSCQ8 – MAY 2017
Figure 18. ChargeOption1 Register (SMBus address = 30h) [reset = 211h]
15
EN_IBAT
R/W
14
13
EN_PROCHOT_LPWR
R/W
12
EN_PSYS
R/W
11
RSNS_RAC
R/W
10
RSNS_RSR
R/W
9
PSYS_RATIO
R/W
8
Reserved
R/W
7
CMP_REF
6
CMP_POL
5
4
CMP_DEG
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
3
FORCE_
LATCHOFF
R/W
2
Reserved
R/W
1
EN_SHIP_
DCHG
R/W
0
AUTO_
WAKEUP_EN
R/W
Table 9. ChargeOption1 Register (SMBus address = 30h) Field Descriptions
SMBus
BIT
FIELD
TYPE RESET DESCRIPTION
15 EN_IBAT
R/W 0b
IBAT Enable
Enable the IBAT output buffer. In low power mode (REG0x12[15] = 1), IBAT
buffer is always disabled regardless of this bit value.
0b Turn off IBAT buffer to minimize Iq <default at POR>
1b: Turn on IBAT buffer
14-13 EN_PROCHOT
_LPWR
R/W 00b
Enable PROCHOT during battery only low power mode
With battery only, enable IDCHG or VSYS in PROCHOT with low power
consumption. Do not enable this function with adapter present. Refer to
PROCHOT During Low Power Mode for more details.
00b: Disable low power PROCHOT <default at POR>
01b: Enable IDCHG low power PROCHOT
10b: Enable VSYS low power PROCHOT
11b: Reserved
12 EN_PSYS
R/W 0b
PSYS Enable
Enable PSYS sensing circuit and output buffer (whole PSYS circuit). In low
power mode (REG0x12[15] = 1), PSYS sensing and buffer are always disabled
regardless of this bit value.
0b: Turn off PSYS buffer to minimize Iq <default at POR>
1b: Turn on PSYS buffer
11 RSNS_RAC
R/W 0b
Input sense resistor RAC
0b: 10 mΩ <default at POR>
1b: 20 mΩ
10 RSNS_RSR
R/W 0b
Charge sense resistor RSR
0b: 10 mΩ <default at POR>
1b: 20 mΩ
9 PSYS_RATIO
R/W 1b
PSYS Gain
Ratio of PSYS output current vs total input and battery power with 10-mΩ sense
resistor.
0b: 0.25 µA/W
1b: 1 µA/W <default at POR>
8 Reserved
R/W 0b
Reserved
Table 10. ChargeOption1 Register (SMBus address = 30h) Field Descriptions
SMBus
BIT
FIELD
7 CMP_REF
TYPE
R/W
RESET DESCRIPTION
0b
Independent Comparator Reference
Independent comparator internal reference.
0b: 2.3 V <default at POR>
1b: 1.2 V
Copyright © 2017, Texas Instruments Incorporated
Submit Documentation Feedback
35