MSP430F6638 Datasheet, PDF (36/126 Pages) Texas Instruments – Mixed-Signal Microcontrollers

MSP430F6638, MSP430F6637, MSP430F6636, MSP430F6635
MSP430F6634, MSP430F6633, MSP430F6632, MSP430F6631, MSP430F6630
SLAS566E – JUNE 2010 – REVISED DECEMBER 2015
www.ti.com
5.31 USCI (UART Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
f_USCI
PARAMETER
USCI input clock frequency
TEST CONDITIONS
Internal: SMCLK, ACLK
External: UCLK
Duty cycle = 50% ±10%
V_CC
MIN MAX UNIT
f_SYSTEM MHz
f_BITCLK
BITCLK clock frequency
(equals baud rate in MBaud)
1 MHz
t_τ
UART receive deglitch time⁽¹⁾
2.2 V
3V
50
600
ns
50
600
(1) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are
correctly recognized their width should exceed the maximum specification of the deglitch time.
5.32 USCI (SPI Master Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾
(see Figure 5-11 and Figure 5-12)
f_USCI
PARAMETER
USCI input clock frequency
TEST CONDITIONS
SMCLK, ACLK,
Duty cycle = 50% ±10%
V_CC
MIN MAX UNIT
f_SYSTEM MHz
t_SU,MI
SOMI input data setup time
PMMCOREV = 0
PMMCOREV = 3
1.8 V
55
3V
38
ns
2.4 V
30
3V
25
t_HD,MI
SOMI input data hold time
PMMCOREV = 0
PMMCOREV = 3
1.8 V
0
3V
0
ns
2.4 V
0
3V
0
t_VALID,MO
SIMO output data valid time⁽²⁾
UCLK edge to SIMO valid,
C_L = 20 pF,
PMMCOREV = 0
UCLK edge to SIMO valid,
C_L = 20 pF, PMMCOREV = 3
1.8 V
3V
2.4 V
3V
20
18
ns
16
15
t_HD,MO
SIMO output data hold time⁽³⁾
1.8 V
–10
C_L = 20 pF, PMMCOREV = 0
3V
–8
ns
2.4 V
–10
C_L = 20 pF, PMMCOREV = 3
3V
–8
(1) f_UCxCLK = 1/2t_LO/HI with t_LO/HI ≥ max(t_{VALID,MO(USCI)} + t_SU,SI(Slave), t_SU,MI(USCI) + t_{VALID,SO(Slave)}).
For the slave parameters t_SU,SI(Slave) and t_{VALID,SO(Slave)}, see the SPI parameters of the attached slave.
(2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams
in Figure 5-11 and Figure 5-12.
(3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data
on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure 5-
11 and Figure 5-12.
36
Specifications
Copyright © 2010–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430F6638 MSP430F6637 MSP430F6636 MSP430F6635 MSP430F6634 MSP430F6633
MSP430F6632 MSP430F6631 MSP430F6630