 English |
|
|
|
|
|
|
|
| MSP430F6638 Datasheet, PDF (25/126 Pages) Texas Instruments – Mixed-Signal Microcontrollers | |||
| |||
| ◁ |
www.ti.com
MSP430F6638, MSP430F6637, MSP430F6636, MSP430F6635
MSP430F6634, MSP430F6633, MSP430F6632, MSP430F6631, MSP430F6630
SLAS566E â JUNE 2010 â REVISED DECEMBER 2015
5.12 Outputs â General-Purpose I/O (Reduced Drive Strength)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)
PARAMETER
VOH High-level output voltage
VOL Low-level output voltage
TEST CONDITIONS
I(OHmax) = â1 mA (2)
I(OHmax) = â3 mA (3)
I(OHmax) = â2 mA(2)
I(OHmax) = â6 mA(3)
I(OLmax) = 1 mA (2)
I(OLmax) = 3 mA (3)
I(OLmax) = 2 mA (2)
I(OLmax) = 6 mA (3)
VCC
1.8 V
3V
1.8 V
3V
MIN
VCC â 0.25
VCC â 0.60
VCC â 0.25
VCC â 0.60
VSS
VSS
VSS
VSS
MAX
VCC
VCC
VCC
VCC
VSS + 0.25
VSS + 0.60
VSS + 0.25
VSS + 0.60
UNIT
V
V
(1) Selecting reduced drive strength may reduce EMI.
(2) The maximum total current, I(OHmax) and I(OLmax), for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop
specified.
(3) The maximum total current, I(OHmax) and I(OLmax), for all outputs combined, should not exceed ±100 mA to hold the maximum voltage
drop specified.
5.13 Output Frequency â Ports P1, P2, and P3
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN MAX UNIT
fPx.y
Port output frequency
(with load)
P3.4/TA2CLK/SMCLK/S27,
CL = 20 pF, RL = 1 kâ¦(1) or 3.2 k⦠(2)(3)
VCC = 1.8 V,
PMMCOREVx = 0
VCC = 3 V,
PMMCOREVx = 3
8
MHz
20
fPort_CLK Clock output frequency
P1.0/TA0CLK/ACLK/S39,
P3.4/TA2CLK/SMCLK/S27,
P2.0/P2MAP0 (P2MAP0 = PM_MCLK ),
CL = 20 pF(3)
VCC = 1.8 V,
PMMCOREVx = 0
VCC = 3 V,
PMMCOREVx = 3
8
MHz
20
(1) Full drive strength of port: A resistive divider with 2 à 0.5 k⦠between VCC and VSS is used as load. The output is connected to the
center tap of the divider.
(2) Reduced drive strength of port: A resistive divider with 2 à 1.6 k⦠between VCC and VSS is used as load. The output is connected to the
center tap of the divider.
(3) The output voltage reaches at least 10% and 90% VCC at the specified toggle frequency.
Copyright © 2010â2015, Texas Instruments Incorporated
Specifications
25
Submit Documentation Feedback
Product Folder Links: MSP430F6638 MSP430F6637 MSP430F6636 MSP430F6635 MSP430F6634 MSP430F6633
MSP430F6632 MSP430F6631 MSP430F6630
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese