MSP430FR2111 Datasheet, PDF (35/75 Pages) Texas Instruments – Mixed-Signal Microcontrollers

www.ti.com
MSP430FR2111, MSP430FR2110
SLASE78A – AUGUST 2016 – REVISED AUGUST 2016
Table 6-1. Operating Modes (continued)
Clock ⁽¹⁾
Core
Peripherals
I/O
MODE
MCLK
SMCLK
FLL
DCO
MODCLK
REFO
ACLK
XT1LFCLK
VLOCLK
CPU
FRAM
RAM
Backup Memory⁽²⁾
Timer_B3
WDT
eUSCI_A
CRC
ADC
eCOMP
RTC Counter
General Digital
Input/Output
Capacitive Touch I/O
AM
ACTIVE
MODE
Active
Optional
Optional
Optional
Optional
Optional
Optional
Optional
Optional
On
On
On
On
Optional
Optional
Optional
Optional
Optional
Optional
Optional
On
Optional
LPM0
CPU OFF
Off
Optional
Optional
Optional
Optional
Optional
Optional
Optional
Optional
Off
On
On
On
Optional
Optional
Optional
Optional
Optional
Optional
Optional
Optional
Optional
LPM3
STANDBY
Off
Off
Off
Off
Off
Optional
Optional
Optional
Optional
Off
Off
On
On
Optional
Optional
Off
Off
Optional
Optional
Optional
State Held
Optional
LPM4
OFF
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
On
On
Off
Off
Off
Off
Off
Optional
Off
State Held
Off
LPM3.5
ONLY RTC
COUNTER
Off
Off
Off
Off
Off
Off
Off
Optional
Optional
Off
Off
Off
On
Off
Off
Off
Off
Off
Off
Optional
LPM4.5
SHUTDOWN
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
Off
State Held State Held
Off
Off
(1) The status shown for LPM4 applies to internal clocks only
(2) Backup memory contains 32 bytes of register space in the peripheral memory. See Table 6-18 and Table 6-31 for its memory allocation.
Copyright © 2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: MSP430FR2111 MSP430FR2110
Detailed Description
35