DM3730_17 Datasheet, PDF (33/280 Pages) Texas Instruments – Digital Media Processors

DM3730, DM3725
www.ti.com
SPRS685D – AUGUST 2010 – REVISED JULY 2011
BALL
BOTTOM
[1]
N28
M27
N27
N26
N25
P28
P27
P26
R27
R25
AE2
AG5
AH5
AH4
AG4
AF4
AE4
Table 2-1. Ball Characteristics (CBP Pkg.)⁽³⁾ (continued)
BALL TOP
[1]
PIN NAME [2]
NA
mmc1_clk
gpio_120 ⁽¹⁾
safe_mode
NA
mmc1_cmd
gpio_121 ⁽¹⁾
safe_mode
NA
mmc1_dat0
gpio_122 ⁽¹⁾
safe_mode
NA
mmc1_dat1
gpio_123⁽¹⁾
safe_mode
NA
mmc1_dat2
gpio_124⁽¹⁾
safe_mode
NA
mmc1_dat3
gpio_125⁽¹⁾
safe_mode
NA
gpio_126⁽¹⁾
safe_mode
NA
gpio_127⁽¹⁾
safe_mode
NA
gpio_128
safe_mode
NA
gpio_129⁽¹⁾
safe_mode
NA
mmc2_clk
mcspi3_clk
gpio_130
safe_mode
NA
mmc2_cmd
mcspi3_simo
gpio_131
safe_mode
NA
mmc2_dat0
mcspi3_somi
gpio_132
safe_mode
NA
mmc2_dat1
gpio_133
safe_mode
NA
mmc2_dat2
mcspi3_cs1
gpio_134
safe_mode
NA
mmc2_dat3
mcspi3_cs0
gpio_135
safe_mode
NA
mmc2_dat4
MODE [3] TYPE [4]
0
O
4
IO
7
0
IO
4
IO
7
0
IO
4
IO
7
0
IO
4
IO
7
0
IO
4
IO
7
0
IO
4
IO
7
4
IO
7
4
IO
7
4
IO
7
4
IO
7
0
O
1
IO
4
IO
7
0
IO
1
IO
4
IO
7
0
IO
1
IO
4
IO
7
0
IO
4
IO
7
0
IO
1
O
4
IO
7
0
IO
1
IO
4
IO
7
0
IO
BALL
RESET
STATE [5]
L
BALL
RESET
REL.
STATE [6]
L
RESET
REL. MODE POWER [8] HYS [9]
[7]
7
vdds_mmc1⁽ Yes
15)
L
L
7
vdds_mmc1⁽ Yes
15)
L
L
7
vdds_mmc1⁽ Yes
15)
L
L
7
vdds_mmc1⁽ Yes
15)
L
L
7
vdds_mmc1⁽ Yes
15)
L
L
7
vdds_mmc1⁽ Yes
15)
L
L
7
vdds_x
Yes
L
L
7
vdds_x
Yes
L
L
7
vdds
Yes
L
L
7
vdds_x
Yes
L
L
7
vdds
Yes
H
H
7
vdds
Yes
H
H
7
vdds
Yes
H
H
7
vdds
Yes
H
H
7
vdds
Yes
H
H
7
vdds
Yes
L
L
7
vdds
Yes
BUFFER PULLUP
STRENGTH /DOWN
(mA) [10] TYPE [11]
IO CELL
[12]
1
PU/ PD⁽⁵⁾ LVCMOS
1
PU/ PD⁽⁵⁾ LVCMOS
1
PU/ PD ⁽⁵⁾ LVCMOS
1
PU/ PD⁽⁵⁾ LVCMOS
1
PU/ PD ⁽⁵⁾ LVCMOS
1
PU/ PD ⁽⁵⁾ LVCMOS
1
PU/ PD ⁽⁵⁾ LVCMOS
1
PU/ PD⁽⁵⁾ LVCMOS
4
PU/ PD
LVCMOS
1
PU/ PD⁽⁵⁾ LVCMOS
4
PU/ PD
LVCMOS
4
PU/ PD
LVCMOS
4
PU/ PD
LVCMOS
4
PU/ PD
LVCMOS
4
PU/ PD
LVCMOS
4
PU/ PD
LVCMOS
4
PU/ PD
LVCMOS
Copyright © 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): DM3730 DM3725
TERMINAL DESCRIPTION
33